<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Is it possible to disable memory cache? in Intel® Integrated Performance Primitives</title>
    <link>https://community.intel.com/t5/Intel-Integrated-Performance/Is-it-possible-to-disable-memory-cache/m-p/937397#M17358</link>
    <description>&lt;DIV&gt;&lt;/DIV&gt;
&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;first of all I recommend you to study Intel processor datasheets. You also might find it interesting to read similar topic, which had a place on this forum some time ago&lt;/P&gt;
&lt;P&gt;&lt;A href="http://softwareforums.intel.com/ids/board/message?board.id=IPP&amp;amp;message.id=1486" target="_blank"&gt;http://softwareforums.intel.com/ids/board/message?board.id=IPP&amp;amp;message.id=1486&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;As I understand you can't disable cache from user mode application, you need to run at ring0 to be able to access processor control registers.&lt;/P&gt;
&lt;P&gt;Regards,&lt;BR /&gt; Vladimir&lt;/P&gt;</description>
    <pubDate>Tue, 04 Apr 2006 23:40:51 GMT</pubDate>
    <dc:creator>Vladimir_Dudnik</dc:creator>
    <dc:date>2006-04-04T23:40:51Z</dc:date>
    <item>
      <title>Is it possible to disable memory cache?</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/Is-it-possible-to-disable-memory-cache/m-p/937396#M17357</link>
      <description>Hi,&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;I am conducting research on real-time systems as part of my Master's thesis. The platform we are using is the National Instruments PXI-8186 which uses the Mobile Intel Pentium IV, 2.2GHz. The System bus is 400MHz and the socket is MICRO FC PGA 478 pin with 512 KB L2 Cache. The PXI-8186 uses the Mobile 845 Chipset.&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;I was wondering if it was possible to disable the memory cache for this chip (maybe by setting a flag in a register, or some other way). I know it will degrade the performance, but wanted to run some tests to determine if the application would run more predictably. It is one of areas I am exploring to try to determine if we can predict if an application will meet its hard real-time deadline.&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;Thanks,&lt;BR /&gt;&lt;BR /&gt;Mahdi Javer</description>
      <pubDate>Tue, 04 Apr 2006 03:38:47 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/Is-it-possible-to-disable-memory-cache/m-p/937396#M17357</guid>
      <dc:creator>mjaver</dc:creator>
      <dc:date>2006-04-04T03:38:47Z</dc:date>
    </item>
    <item>
      <title>Re: Is it possible to disable memory cache?</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/Is-it-possible-to-disable-memory-cache/m-p/937397#M17358</link>
      <description>&lt;DIV&gt;&lt;/DIV&gt;
&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;first of all I recommend you to study Intel processor datasheets. You also might find it interesting to read similar topic, which had a place on this forum some time ago&lt;/P&gt;
&lt;P&gt;&lt;A href="http://softwareforums.intel.com/ids/board/message?board.id=IPP&amp;amp;message.id=1486" target="_blank"&gt;http://softwareforums.intel.com/ids/board/message?board.id=IPP&amp;amp;message.id=1486&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;As I understand you can't disable cache from user mode application, you need to run at ring0 to be able to access processor control registers.&lt;/P&gt;
&lt;P&gt;Regards,&lt;BR /&gt; Vladimir&lt;/P&gt;</description>
      <pubDate>Tue, 04 Apr 2006 23:40:51 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/Is-it-possible-to-disable-memory-cache/m-p/937397#M17358</guid>
      <dc:creator>Vladimir_Dudnik</dc:creator>
      <dc:date>2006-04-04T23:40:51Z</dc:date>
    </item>
  </channel>
</rss>

