<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: DCT8x8Inv_AANTransposed in Intel® Integrated Performance Primitives</title>
    <link>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943156#M17884</link>
    <description>&lt;DIV&gt;:smileyvery-happy: Got it ! Thank you for kindly helping me to realize.:smileyhappy:&lt;/DIV&gt;</description>
    <pubDate>Mon, 29 Nov 2004 21:59:12 GMT</pubDate>
    <dc:creator>loca_huang1</dc:creator>
    <dc:date>2004-11-29T21:59:12Z</dc:date>
    <item>
      <title>DCT8x8Inv_AANTransposed</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943146#M17874</link>
      <description>Hello -&lt;BR /&gt;&lt;BR /&gt;I am looking for some documentation for the DCT8x8Inv_AANTransposed function.  The .h file says to pass in a transposition matrix into ReconstructDCTBlock.  However, it does not say what form this matrix is supposed to take.&lt;BR /&gt;&lt;BR /&gt;I have tried passing in a tranposition of the MPEG scan matrix, but the output is pretty poor.  The non-transposed scan matrix produces garbage output.&lt;BR /&gt;&lt;BR /&gt;Can anyone shed some light on this?&lt;BR /&gt;&lt;BR /&gt;Thanks in advance,&lt;BR /&gt;Peter Doege</description>
      <pubDate>Tue, 24 Aug 2004 02:05:47 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943146#M17874</guid>
      <dc:creator>pdoege</dc:creator>
      <dc:date>2004-08-24T02:05:47Z</dc:date>
    </item>
    <item>
      <title>Re: DCT8x8Inv_AANTransposed</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943147#M17875</link>
      <description>&lt;DIV&gt;Hi,&lt;/DIV&gt;
&lt;DIV&gt;&lt;/DIV&gt;
&lt;DIV&gt;could you take a look on the IPP manual (image processing volume), chapter 16 Video Coding, MPEG-1 and MPEG-2&lt;/DIV&gt;
&lt;DIV&gt;&lt;/DIV&gt;
&lt;DIV&gt;Regards,&lt;/DIV&gt;
&lt;DIV&gt; Vladimir&lt;/DIV&gt;</description>
      <pubDate>Tue, 24 Aug 2004 23:32:40 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943147#M17875</guid>
      <dc:creator>Vladimir_Dudnik</dc:creator>
      <dc:date>2004-08-24T23:32:40Z</dc:date>
    </item>
    <item>
      <title>Re: DCT8x8Inv_AANTransposed</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943148#M17876</link>
      <description>Hello Vladimir -&lt;BR /&gt;&lt;BR /&gt;I've looked at the online docs and the IPP book.  I am using a transposed matrix, but I am getting really lousy output.&lt;BR /&gt;&lt;BR /&gt;According to pg. 16-30 of the docs, a transposed scan matrix is to be passed in as the 5th arg to ReconstructDCTBlockIntra().&lt;BR /&gt;&lt;BR /&gt;So, I do that and the results are pretty aweful.&lt;BR /&gt;&lt;BR /&gt;The original matrix, the 0th element of scan_1, is &lt;BR /&gt;    {&lt;BR /&gt;        0, 1, 8, 16,9, 2, 3, 10,&lt;BR /&gt;        17,24,32,25,18,11,4, 5,&lt;BR /&gt;        12,19,26,33,40,48,41,34,&lt;BR /&gt;        27,20,13, 6, 7,14,21,28,&lt;BR /&gt;        35,42,49,56,57,50,43,36,&lt;BR /&gt;        29,22,15,23,30,37,44,51,&lt;BR /&gt;        58,59,52,45,38,31,39,46,&lt;BR /&gt;        53,60,61,54,47,55,62,63&lt;BR /&gt;    }&lt;BR /&gt;&lt;BR /&gt;I transpose it to&lt;BR /&gt;    }&lt;BR /&gt;	0,17,12,27,35,29,58,53,&lt;BR /&gt;	1,24,19,20,42,22,59,60,&lt;BR /&gt;	8,32,26,13,49,15,52,61,&lt;BR /&gt;	16,25,33,6,56,23,45,54,&lt;BR /&gt;	9,18,40, 7,57,30,38,47,&lt;BR /&gt;	2,11,48,14,50,37,31,55,&lt;BR /&gt;	3, 4,41,21,43,44,39,62,&lt;BR /&gt;	10,5,34,28,36,51,46,63&lt;BR /&gt;   }&lt;BR /&gt;&lt;BR /&gt;and then pass it in.  I do the same with the other elements of the arrays.&lt;BR /&gt;&lt;BR /&gt;I will attach a screen shot of the affected video.&lt;BR /&gt;&lt;BR /&gt;Any further ideas?&lt;BR /&gt;&lt;BR /&gt;Peter</description>
      <pubDate>Wed, 25 Aug 2004 01:43:17 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943148#M17876</guid>
      <dc:creator>pdoege</dc:creator>
      <dc:date>2004-08-25T01:43:17Z</dc:date>
    </item>
    <item>
      <title>Re: DCT8x8Inv_AANTransposed</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943149#M17877</link>
      <description>&lt;DIV&gt;Hi Peter,&lt;/DIV&gt;
&lt;DIV&gt;&lt;/DIV&gt;
&lt;DIV&gt;and sorry for mispoint you. I discussed your question with experts (developers of these function). The answer is there is misprint in documentation, you should not use de-quantization after this function because this operation is implemented inside of this function. We will correct documentation in next release.&lt;/DIV&gt;
&lt;DIV&gt;Thank you for finding that.&lt;/DIV&gt;
&lt;DIV&gt;&lt;/DIV&gt;
&lt;DIV&gt;Regards,&lt;/DIV&gt;
&lt;DIV&gt; Vladimir&lt;/DIV&gt;</description>
      <pubDate>Thu, 26 Aug 2004 13:02:55 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943149#M17877</guid>
      <dc:creator>Vladimir_Dudnik</dc:creator>
      <dc:date>2004-08-26T13:02:55Z</dc:date>
    </item>
    <item>
      <title>Still having problems</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943150#M17878</link>
      <description>Hello -&lt;BR /&gt;&lt;BR /&gt;I am still getting poor video quality using the DCT8x8Inv_AANTransposed functions.  Does anyone have any source code that demonstrates the correct use of this function?&lt;BR /&gt;&lt;BR /&gt;Peter</description>
      <pubDate>Mon, 30 Aug 2004 22:23:55 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943150#M17878</guid>
      <dc:creator>pdoege</dc:creator>
      <dc:date>2004-08-30T22:23:55Z</dc:date>
    </item>
    <item>
      <title>Re: Still having problems</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943151#M17879</link>
      <description>&lt;DIV&gt;what does it mean "correct"? AAN is not able to met IEEE standard. you can use ippiDCT8x8Inv_16s which does&lt;/DIV&gt;</description>
      <pubDate>Wed, 24 Nov 2004 02:08:16 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943151#M17879</guid>
      <dc:creator>borix</dc:creator>
      <dc:date>2004-11-24T02:08:16Z</dc:date>
    </item>
    <item>
      <title>Re: DCT8x8Inv_AANTransposed</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943152#M17880</link>
      <description>&lt;DIV&gt;I wonder that &lt;/DIV&gt;
&lt;DIV&gt;dq0[64] =&lt;/DIV&gt;
&lt;DIV&gt;{&lt;/DIV&gt;
&lt;DIV&gt;-21,-22,0,0,0,0,0,0,&lt;/DIV&gt;
&lt;DIV&gt; 0,0,0,0,0,0,0,0,&lt;/DIV&gt;
&lt;DIV&gt;
&lt;DIV&gt; 0,0,0,0,0,0,0,0,&lt;/DIV&gt;&lt;/DIV&gt;
&lt;DIV&gt;
&lt;DIV&gt; 0,0,0,0,0,0,0,0,&lt;/DIV&gt;
&lt;DIV&gt;
&lt;DIV&gt; 0,0,0,0,0,0,0,0,&lt;/DIV&gt;
&lt;DIV&gt;
&lt;DIV&gt; 0,0,0,0,0,0,0,0,&lt;/DIV&gt;
&lt;DIV&gt;
&lt;DIV&gt; 0,0,0,0,0,0,0,0,&lt;/DIV&gt;
&lt;DIV&gt;
&lt;DIV&gt; 0,0,0,0,0,0,0,0,&lt;/DIV&gt;
&lt;DIV&gt;}&lt;/DIV&gt;
&lt;DIV&gt;
&lt;DIV&gt;dq1[64] =&lt;/DIV&gt;
&lt;DIV&gt;{&lt;/DIV&gt;
&lt;DIV&gt;-21,0,0,0,0,0,0,0,&lt;/DIV&gt;
&lt;DIV&gt; 0,0,0,0,0,0,0,0,&lt;/DIV&gt;
&lt;DIV&gt;
&lt;DIV&gt; 0,0,0,0,0,0,0,0,&lt;/DIV&gt;&lt;/DIV&gt;
&lt;DIV&gt;
&lt;DIV&gt; 0,0,0,0,0,0,0,0,&lt;/DIV&gt;
&lt;DIV&gt;
&lt;DIV&gt; 0,0,0,0,0,0,0,0,&lt;/DIV&gt;
&lt;DIV&gt;
&lt;DIV&gt; 0,0,0,0,0,0,0,0,&lt;/DIV&gt;
&lt;DIV&gt;
&lt;DIV&gt; 0,0,0,0,0,0,0,0,&lt;/DIV&gt;
&lt;DIV&gt;
&lt;DIV&gt; 0,0,0,0,0,0,0,0,&lt;/DIV&gt;
&lt;DIV&gt;}&lt;/DIV&gt;
&lt;DIV&gt;by use the scanMatrix:&lt;/DIV&gt;
&lt;DIV&gt;{&lt;BR /&gt; 0, 1, 8,16, 9, 2, 3,10,&lt;BR /&gt; 17,24,32,25,18,11, 4, 5,&lt;BR /&gt; 12,19,26,33,40,48,41,34,&lt;BR /&gt; 27,20,13, 6, 7,14,21,28,&lt;BR /&gt; 35,42,49,56,57,50,43,36,&lt;BR /&gt; 29,22,15,23,30,37,44,51,&lt;BR /&gt; 58,59,52,45,38,31,39,46,&lt;BR /&gt; 53,60,61,54,47,55,62,63&lt;BR /&gt;}&lt;BR /&gt;&lt;/DIV&gt;
&lt;DIV&gt;after execute the following functions:&lt;/DIV&gt;
&lt;DIV&gt;ippiDCT8x8Inv_16s_C1R(dq1,idct1,16);&lt;/DIV&gt;
&lt;DIV&gt;
&lt;DIV&gt;ippiDCT8x8Inv_16s_C1R(dq2,idct2,16);&lt;/DIV&gt;
&lt;DIV&gt;I got the result:&lt;/DIV&gt;
&lt;DIV&gt;idct1 = &lt;/DIV&gt;
&lt;DIV&gt;{&lt;/DIV&gt;
&lt;DIV&gt;-6,-6,-5,-3,-2,0,1,1,&lt;/DIV&gt;
&lt;DIV&gt;
&lt;DIV&gt;-6,-6,-5,-3,-2,0,1,1,
&lt;DIV&gt;-6,-6,-5,-3,-2,0,1,1,
&lt;DIV&gt;-6,-6,-5,-3,-2,0,1,1,
&lt;DIV&gt;-6,-6,-5,-3,-2,0,1,1,
&lt;DIV&gt;-6,-6,-5,-3,-2,0,1,1,
&lt;DIV&gt;-6,-6,-5,-3,-2,0,1,1,
&lt;DIV&gt;-6,-6,-5,-3,-2,0,1,1&lt;/DIV&gt;
&lt;DIV&gt;}&lt;/DIV&gt;
&lt;DIV&gt;idct2 =&lt;/DIV&gt;
&lt;DIV&gt;{&lt;/DIV&gt;
&lt;DIV&gt;-3,-3,-3,-3,-3,-3,-3,-3,&lt;/DIV&gt;
&lt;DIV&gt;
&lt;DIV&gt;-3,-3,-3,-3,-3,-3,-3,-3,&lt;/DIV&gt;
&lt;DIV&gt;-3,-3,-3,-3,-3,-3,-3,-3,&lt;/DIV&gt;
&lt;DIV&gt;-3,-3,-3,-3,-3,-3,-3,-3,&lt;/DIV&gt;
&lt;DIV&gt;-3,-3,-3,-3,-3,-3,-3,-3,&lt;/DIV&gt;
&lt;DIV&gt;-3,-3,-3,-3,-3,-3,-3,-3,&lt;/DIV&gt;
&lt;DIV&gt;-3,-3,-3,-3,-3,-3,-3,-3,&lt;/DIV&gt;
&lt;DIV&gt;-3,-3,-3,-3,-3,-3,-3,-3&lt;/DIV&gt;}&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;
&lt;DIV&gt;&lt;/DIV&gt;
&lt;DIV&gt;How can I use ippiDCT8x8Inv_AANTransposed_16s_P2C2R() to get the &lt;/DIV&gt;
&lt;DIV&gt;joined UV_Block as&lt;/DIV&gt;
&lt;DIV&gt;{&lt;/DIV&gt;
&lt;DIV&gt;-6,-3,-6,-3,-5,-3,-3,-3,-2,-3,0,-3,1,-3,1,-3,&lt;/DIV&gt;
&lt;DIV&gt;
&lt;DIV&gt;-6,-3,-6,-3,-5,-3,-3,-3,-2,-3,0,-3,1,-3,1,-3,&lt;/DIV&gt;
&lt;DIV&gt;-6,-3,-6,-3,-5,-3,-3,-3,-2,-3,0,-3,1,-3,1,-3,&lt;/DIV&gt;
&lt;DIV&gt;-6,-3,-6,-3,-5,-3,-3,-3,-2,-3,0,-3,1,-3,1,-3,&lt;/DIV&gt;
&lt;DIV&gt;-6,-3,-6,-3,-5,-3,-3,-3,-2,-3,0,-3,1,-3,1,-3,&lt;/DIV&gt;
&lt;DIV&gt;-6,-3,-6,-3,-5,-3,-3,-3,-2,-3,0,-3,1,-3,1,-3,&lt;/DIV&gt;
&lt;DIV&gt;-6,-3,-6,-3,-5,-3,-3,-3,-2,-3,0,-3,1,-3,1,-3,&lt;/DIV&gt;
&lt;DIV&gt;-6,-3,-6,-3,-5,-3,-3,-3,-2,-3,0,-3,1,-3,1,-3&lt;/DIV&gt;}&lt;/DIV&gt;
&lt;DIV&gt;I had tried the Transposed scanMatrix asPeter did but I can't get the result that I wanted.&lt;/DIV&gt;
&lt;DIV&gt;Could U help me? Thx a lot and best regards.&lt;/DIV&gt;
&lt;DIV&gt; loca_huang&lt;/DIV&gt;
&lt;DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;</description>
      <pubDate>Mon, 29 Nov 2004 14:15:37 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943152#M17880</guid>
      <dc:creator>loca_huang1</dc:creator>
      <dc:date>2004-11-29T14:15:37Z</dc:date>
    </item>
    <item>
      <title>Re: DCT8x8Inv_AANTransposed</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943153#M17881</link>
      <description>Hello -&lt;BR /&gt;&lt;BR /&gt;I have solved the problem that I was having and am posting here to help others with the same issue.&lt;BR /&gt;&lt;BR /&gt;The correct scan matrix to use is:&lt;BR /&gt;&lt;BR /&gt;int scanT_1[2][64] =&lt;BR /&gt;{&lt;BR /&gt;{&lt;BR /&gt;0, 8, 1, 2, 9, 16, 24, 17,&lt;BR /&gt;10, 3, 4, 11, 18, 25, 32, 40,&lt;BR /&gt;33, 26, 19, 12, 5, 6, 13, 20,&lt;BR /&gt;27, 34, 41, 48, 56, 49, 42, 35,&lt;BR /&gt;28, 21, 14, 7, 15, 22, 29, 36,&lt;BR /&gt;43, 50, 57, 58, 51, 44, 37, 30,&lt;BR /&gt;23, 31, 38, 45, 52, 59, 60, 53,&lt;BR /&gt;46, 39, 47, 54, 61, 62, 55, 63&lt;BR /&gt;},&lt;BR /&gt;{&lt;BR /&gt;0, 1, 2, 3, 8, 9, 16, 17,&lt;BR /&gt;10, 11, 4, 5, 6, 7, 15, 14,&lt;BR /&gt;13, 12, 19, 18, 24, 25, 32, 33,&lt;BR /&gt;26, 27, 20, 21, 22, 23, 28, 29,&lt;BR /&gt;30, 31, 34, 35, 40 ,41, 48, 49,&lt;BR /&gt;42, 43, 36, 37, 38, 39, 44, 45,&lt;BR /&gt;46, 47, 50, 51, 56, 57, 58, 59,&lt;BR /&gt;52, 53, 54, 55, 60, 61, 62, 63&lt;BR /&gt;}&lt;BR /&gt;};&lt;BR /&gt;&lt;BR /&gt;Best of luck,&lt;BR /&gt;Peter Doege</description>
      <pubDate>Mon, 29 Nov 2004 20:37:50 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943153#M17881</guid>
      <dc:creator>pdoege</dc:creator>
      <dc:date>2004-11-29T20:37:50Z</dc:date>
    </item>
    <item>
      <title>Re: DCT8x8Inv_AANTransposed</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943154#M17882</link>
      <description>&lt;DIV&gt;Dear Peter:&lt;/DIV&gt;
&lt;DIV&gt;&lt;/DIV&gt;
&lt;DIV&gt;Amazing......^_^ It works!&lt;/DIV&gt;
&lt;DIV&gt;but, whythe matrix is the trasnposed matrix.....I've confused.&lt;/DIV&gt;
&lt;DIV&gt; &lt;STRONG&gt;&lt;EM&gt;thanks a lot.&lt;/EM&gt;&lt;/STRONG&gt;&lt;/DIV&gt;
&lt;DIV&gt;&lt;/DIV&gt;</description>
      <pubDate>Mon, 29 Nov 2004 21:04:08 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943154#M17882</guid>
      <dc:creator>loca_huang1</dc:creator>
      <dc:date>2004-11-29T21:04:08Z</dc:date>
    </item>
    <item>
      <title>Re: DCT8x8Inv_AANTransposed</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943155#M17883</link>
      <description>Intel does not mean a transposed matrix in the mathematical sense.  They mean a matrix that converts from indices to elements.&lt;BR /&gt;&lt;BR /&gt;So, in the above matrix&lt;BR /&gt;element 0 is at index 0&lt;BR /&gt;element 1 is at index 8&lt;BR /&gt;element 2 is at index 1&lt;BR /&gt;etc.&lt;BR /&gt;&lt;BR /&gt;Hope this helps,&lt;BR /&gt;Peter</description>
      <pubDate>Mon, 29 Nov 2004 21:34:24 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943155#M17883</guid>
      <dc:creator>pdoege</dc:creator>
      <dc:date>2004-11-29T21:34:24Z</dc:date>
    </item>
    <item>
      <title>Re: DCT8x8Inv_AANTransposed</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943156#M17884</link>
      <description>&lt;DIV&gt;:smileyvery-happy: Got it ! Thank you for kindly helping me to realize.:smileyhappy:&lt;/DIV&gt;</description>
      <pubDate>Mon, 29 Nov 2004 21:59:12 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943156#M17884</guid>
      <dc:creator>loca_huang1</dc:creator>
      <dc:date>2004-11-29T21:59:12Z</dc:date>
    </item>
    <item>
      <title>Re: DCT8x8Inv_AANTransposed</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943157#M17885</link>
      <description>&lt;DIV&gt;After my implement, I did find out that the performace of ippiDCT8x8Inv_AANTransposed_16s8u_P2C2R() is so slow, even slow than&lt;/DIV&gt;
&lt;DIV&gt;the total run time of tworuns of ippiDCT8x8InvLSClip_16s8u_C1R() and onerun of joined function which I wrote with SSE2, why?? Could any one tell me why?? Or teach me how to resolve the trick.&lt;/DIV&gt;
&lt;DIV&gt; best regards.&lt;/DIV&gt;
&lt;DIV&gt; loca_huang&lt;/DIV&gt;</description>
      <pubDate>Wed, 01 Dec 2004 20:58:22 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943157#M17885</guid>
      <dc:creator>loca_huang1</dc:creator>
      <dc:date>2004-12-01T20:58:22Z</dc:date>
    </item>
    <item>
      <title>Re: DCT8x8Inv_AANTransposed</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943158#M17886</link>
      <description>&lt;DIV&gt;Hi,&lt;/DIV&gt;
&lt;DIV&gt;&lt;/DIV&gt;
&lt;DIV&gt;could you say on what platform did you run your test?&lt;/DIV&gt;
&lt;DIV&gt;&lt;/DIV&gt;
&lt;DIV&gt;Regards,&lt;/DIV&gt;
&lt;DIV&gt; Vladimir&lt;/DIV&gt;</description>
      <pubDate>Thu, 02 Dec 2004 02:10:27 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943158#M17886</guid>
      <dc:creator>Vladimir_Dudnik</dc:creator>
      <dc:date>2004-12-02T02:10:27Z</dc:date>
    </item>
    <item>
      <title>Re: DCT8x8Inv_AANTransposed</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943159#M17887</link>
      <description>&lt;DIV&gt;CPU: P4-1.6GHz&lt;/DIV&gt;
&lt;DIV&gt;RAM: DDR333 256MB&lt;/DIV&gt;
&lt;DIV&gt;Mainboard:ASUS P4S533 with SiS 645DX chipset&lt;/DIV&gt;
&lt;DIV&gt;VGA: NVIDIA GeForce2 MX400 with 64MB video ram&lt;/DIV&gt;
&lt;DIV&gt;OS: windowXP&lt;/DIV&gt;
&lt;DIV&gt;Programming: Visual C++&lt;/DIV&gt;
&lt;DIV&gt;Media platform: Direct Show 9.0b without using Video Acceleration&lt;/DIV&gt;
&lt;DIV&gt;that's all......&lt;/DIV&gt;
&lt;DIV&gt; best regards&lt;/DIV&gt;
&lt;DIV&gt; loca_huang&lt;/DIV&gt;
&lt;DIV&gt;&lt;/DIV&gt;</description>
      <pubDate>Thu, 02 Dec 2004 09:58:43 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943159#M17887</guid>
      <dc:creator>loca_huang1</dc:creator>
      <dc:date>2004-12-02T09:58:43Z</dc:date>
    </item>
    <item>
      <title>Re: DCT8x8Inv_AANTransposed</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943160#M17888</link>
      <description>&lt;DIV&gt;Hi Loca,&lt;/DIV&gt;
&lt;DIV&gt;&lt;/DIV&gt;
&lt;DIV&gt;we think the reason can be data alignment. Could you please make sure you have data pointers aligned on 16 bytes boundary?&lt;/DIV&gt;
&lt;DIV&gt;&lt;/DIV&gt;
&lt;DIV&gt;Hints, the easest way to achieve that is to use ippMalloc function, which takes care about memory alignment inside.&lt;/DIV&gt;
&lt;DIV&gt;&lt;/DIV&gt;
&lt;DIV&gt;Regards,&lt;/DIV&gt;
&lt;DIV&gt; Vladimir&lt;/DIV&gt;</description>
      <pubDate>Sat, 04 Dec 2004 00:13:04 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943160#M17888</guid>
      <dc:creator>Vladimir_Dudnik</dc:creator>
      <dc:date>2004-12-04T00:13:04Z</dc:date>
    </item>
    <item>
      <title>Re: DCT8x8Inv_AANTransposed</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943161#M17889</link>
      <description>&lt;DIV&gt;Dear Vladimir:&lt;/DIV&gt;
&lt;DIV&gt;After changing my original allocation function to be ippMalloc(), there is the same result I got. The following is my original allocation function.&lt;/DIV&gt;
&lt;DIV&gt;#defineAllocMem(ptr, size)  &lt;BR /&gt;{   &lt;BR /&gt;  void* orig;  &lt;BR /&gt;   &lt;BR /&gt; orig = malloc(size + sizeof(void*) + 16);&lt;BR /&gt; ptr = (unsigned char*)orig + sizeof(void*) + 16 - (((unsigned long)orig +sizeof(void*) + 16)%16);  &lt;BR /&gt;*(void**)((unsigned char*)ptr-sizeof(void*)) = orig;&lt;BR /&gt; &lt;BR /&gt;}&lt;/DIV&gt;
&lt;DIV&gt;&lt;BR /&gt;#defineFreeMem(ptr) &lt;BR /&gt;free(*(void**)((unsigned char*)ptr - sizeof(void*)));&lt;/DIV&gt;
&lt;DIV&gt;&lt;/DIV&gt;
&lt;DIV&gt;Is there any suggestion?&lt;/DIV&gt;
&lt;DIV&gt; loca_huang&lt;BR /&gt;&lt;/DIV&gt;</description>
      <pubDate>Mon, 06 Dec 2004 13:26:45 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943161#M17889</guid>
      <dc:creator>loca_huang1</dc:creator>
      <dc:date>2004-12-06T13:26:45Z</dc:date>
    </item>
    <item>
      <title>Re: DCT8x8Inv_AANTransposed</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943162#M17890</link>
      <description>&lt;DIV&gt;Hi, looks like your original allocation function aligns memory in the similar fashion as ippMalloc does. So, in this case you may not care about alignment. Well, it is interesting result, we will double check the performance of this function.&lt;/DIV&gt;
&lt;DIV&gt;Thanks,&lt;/DIV&gt;
&lt;DIV&gt; Vladimir&lt;/DIV&gt;</description>
      <pubDate>Wed, 08 Dec 2004 02:46:45 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943162#M17890</guid>
      <dc:creator>Vladimir_Dudnik</dc:creator>
      <dc:date>2004-12-08T02:46:45Z</dc:date>
    </item>
    <item>
      <title>Re: DCT8x8Inv_AANTransposed</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943163#M17891</link>
      <description>&lt;DIV&gt;&lt;/DIV&gt;
&lt;DIV&gt;Deae Vladimir:&lt;/DIV&gt;
&lt;DIV&gt;After my testing, I had find that this function is faster than the ippiDCT8x8Inv_16s8u_C1R() function when I set the parameter countU and countV to be zero, and is very slow otherwise. By the way, I need to set the parameters to be 64, and please don't forgetinforming me the checking result.&lt;/DIV&gt;
&lt;DIV&gt; best regards&lt;/DIV&gt;
&lt;DIV&gt; loca_huang&lt;/DIV&gt;</description>
      <pubDate>Tue, 14 Dec 2004 14:56:15 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943163#M17891</guid>
      <dc:creator>loca_huang1</dc:creator>
      <dc:date>2004-12-14T14:56:15Z</dc:date>
    </item>
    <item>
      <title>Re: DCT8x8Inv_AANTransposed</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943164#M17892</link>
      <description>&lt;DIV&gt;Hi,&lt;/DIV&gt;
&lt;DIV&gt;&lt;/DIV&gt;
&lt;DIV&gt;well, I've looked at this function. It contains optimized code but not for the all branches. Internal function idct8x8_block_8u is just C code. I think thebackground for such decision was that in most of the cases number of non-zero DCT coefficients will be less than 8.&lt;/DIV&gt;
&lt;DIV&gt;&lt;/DIV&gt;
&lt;DIV&gt;The pseudo code of this function looks like that:&lt;/DIV&gt;
&lt;DIV&gt;ippiDCT8x8Inv_AANTransposed_16s8u_C1R (&lt;/DIV&gt;
&lt;DIV&gt; const Ipp16s* pSrc,&lt;/DIV&gt;
&lt;DIV&gt; Ipp8u* pDst,&lt;/DIV&gt;
&lt;DIV&gt; int dstStep,&lt;/DIV&gt;
&lt;DIV&gt; int count)&lt;BR /&gt;{&lt;/DIV&gt;
&lt;DIV&gt; switch (count)&lt;BR /&gt; {&lt;BR /&gt; case 0: idct0x0_block_8u( pDst,dstStep,1); break;&lt;BR /&gt; case 1: idct1x1_block_8u(pSrc, pDst,dstStep,1); break;&lt;BR /&gt; case 2:&lt;BR /&gt; case 3:&lt;BR /&gt; case 4:&lt;BR /&gt; case 5:&lt;BR /&gt; case 6:&lt;BR /&gt; case 7:&lt;BR /&gt; case 8: idct4x4_block_8u(pSrc, pDst,dstStep,1); break;&lt;BR /&gt; default: idct8x8_block_8u(pSrc, pDst,dstStep,1); break;&lt;BR /&gt; }&lt;/DIV&gt;
&lt;DIV&gt; return ippStsOk;&lt;/DIV&gt;
&lt;DIV&gt;}&lt;BR /&gt;&lt;/DIV&gt;
&lt;DIV&gt;You can take a look on performance results we delivered together with IPP. Please find them in IPPia32_itanium	oolsperfsys folder.&lt;/DIV&gt;
&lt;DIV&gt;&lt;/DIV&gt;
&lt;DIV&gt;Regards,&lt;/DIV&gt;
&lt;DIV&gt; Vladimir&lt;/DIV&gt;</description>
      <pubDate>Sat, 18 Dec 2004 00:36:54 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/DCT8x8Inv-AANTransposed/m-p/943164#M17892</guid>
      <dc:creator>Vladimir_Dudnik</dc:creator>
      <dc:date>2004-12-18T00:36:54Z</dc:date>
    </item>
  </channel>
</rss>

