<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic FIR filter with non-contiguous (strided) input? in Intel® Integrated Performance Primitives</title>
    <link>https://community.intel.com/t5/Intel-Integrated-Performance/FIR-filter-with-non-contiguous-strided-input/m-p/945238#M18068</link>
    <description>&lt;P&gt;Are FIR filters limited to only inputs with unit-stride (contiguous)?&lt;/P&gt;</description>
    <pubDate>Tue, 30 Apr 2013 17:09:46 GMT</pubDate>
    <dc:creator>Becker__Neal</dc:creator>
    <dc:date>2013-04-30T17:09:46Z</dc:date>
    <item>
      <title>FIR filter with non-contiguous (strided) input?</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/FIR-filter-with-non-contiguous-strided-input/m-p/945238#M18068</link>
      <description>&lt;P&gt;Are FIR filters limited to only inputs with unit-stride (contiguous)?&lt;/P&gt;</description>
      <pubDate>Tue, 30 Apr 2013 17:09:46 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/FIR-filter-with-non-contiguous-strided-input/m-p/945238#M18068</guid>
      <dc:creator>Becker__Neal</dc:creator>
      <dc:date>2013-04-30T17:09:46Z</dc:date>
    </item>
    <item>
      <title>Hi, </title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/FIR-filter-with-non-contiguous-strided-input/m-p/945239#M18069</link>
      <description>&lt;P&gt;Hi,&amp;nbsp;&lt;/P&gt;
&lt;P&gt;It is only support unit stride. You can use the&amp;nbsp;ippmExtract_v_xxx function to create the&amp;nbsp;contiguous input data.&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards,&lt;BR /&gt;Chao&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 03 May 2013 07:16:48 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/FIR-filter-with-non-contiguous-strided-input/m-p/945239#M18069</guid>
      <dc:creator>Chao_Y_Intel</dc:creator>
      <dc:date>2013-05-03T07:16:48Z</dc:date>
    </item>
    <item>
      <title>Hi,</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/FIR-filter-with-non-contiguous-strided-input/m-p/945240#M18070</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;it is better to use ippsSampleUp or ippsSampleDown functions - they support any regular stride. Also there are FIRSparse functions, but they are oriented for strided taps, not input vector. We can't implement all possible kinds of DSP specific with single functions - IPP functions are just building blocks - so if your request can be implemented with 2 or more blocks - that is normal situation. Use SampleDown and FIR in a loop taking into account L0 size - in this case there is no performance difference between special single primitive and combined one. So SampleDown your input vector to some tmp, then perform FIR from tmp to your dst vector (if you use 7.1.1 - you can get rid of tmp and perform SampleDown to dst and then apply FIR with pSrc==pDst - it supports in-place). In this case you should divide your vector on "slices" that input+tmp+dst (or input+dst in case of&amp;nbsp;in-place op) &amp;lt; 32K (L0 size).&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Igor&lt;/P&gt;</description>
      <pubDate>Tue, 07 May 2013 11:45:50 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/FIR-filter-with-non-contiguous-strided-input/m-p/945240#M18070</guid>
      <dc:creator>Igor_A_Intel</dc:creator>
      <dc:date>2013-05-07T11:45:50Z</dc:date>
    </item>
  </channel>
</rss>

