<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Post in Intel® Integrated Performance Primitives</title>
    <link>https://community.intel.com/t5/Intel-Integrated-Performance/Post/m-p/949227#M18451</link>
    <description>&lt;DIV&gt;Post&lt;/DIV&gt;</description>
    <pubDate>Fri, 09 Jul 2004 03:39:06 GMT</pubDate>
    <dc:creator>cmty_host1</dc:creator>
    <dc:date>2004-07-09T03:39:06Z</dc:date>
    <item>
      <title>Post</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/Post/m-p/949227#M18451</link>
      <description>&lt;DIV&gt;Post&lt;/DIV&gt;</description>
      <pubDate>Fri, 09 Jul 2004 03:39:06 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/Post/m-p/949227#M18451</guid>
      <dc:creator>cmty_host1</dc:creator>
      <dc:date>2004-07-09T03:39:06Z</dc:date>
    </item>
  </channel>
</rss>

