<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Deinterlace filtering in Intel® Integrated Performance Primitives</title>
    <link>https://community.intel.com/t5/Intel-Integrated-Performance/Deinterlace-filtering/m-p/955402#M19016</link>
    <description>&lt;P&gt;Thank you very much,&lt;/P&gt;
&lt;P&gt;Kamil&lt;/P&gt;
&lt;DIV&gt;&lt;/DIV&gt;</description>
    <pubDate>Wed, 16 Jun 2004 18:56:23 GMT</pubDate>
    <dc:creator>Maciej_K_</dc:creator>
    <dc:date>2004-06-16T18:56:23Z</dc:date>
    <item>
      <title>Deinterlace filtering</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/Deinterlace-filtering/m-p/955400#M19014</link>
      <description>&lt;DIV&gt;&lt;/DIV&gt;
&lt;DIV&gt;What kind of deinterlace filtering does ippiSlit420_Filter_8u_P2P3R() perform ?&lt;/DIV&gt;
&lt;DIV&gt;&lt;/DIV&gt;</description>
      <pubDate>Thu, 03 Jun 2004 20:10:54 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/Deinterlace-filtering/m-p/955400#M19014</guid>
      <dc:creator>Maciej_K_</dc:creator>
      <dc:date>2004-06-03T20:10:54Z</dc:date>
    </item>
    <item>
      <title>Re: Deinterlace filtering</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/Deinterlace-filtering/m-p/955401#M19015</link>
      <description>&lt;FONT size="2"&gt;
&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;Function ippiSplit420_Filter_8u_P2P3R() performs deinterlace filtering (line's triangle filter). &lt;/P&gt;
&lt;P&gt;For Y plane we calculate next:&lt;BR /&gt;dstY(0) = (srcY[-srcYStep]+2*srcY[0]+srcY[srcYStep]+4)&amp;gt;&amp;gt;2 &lt;/P&gt;
&lt;P&gt;for UV plane:&lt;BR /&gt;dstU(0) = (srcU[0] + srcU[srcUVStep]+2)&amp;gt;&amp;gt;1;&lt;/P&gt;&lt;/FONT&gt;
&lt;DIV&gt;Regards,&lt;BR /&gt; Vladimir&lt;/DIV&gt;</description>
      <pubDate>Wed, 16 Jun 2004 18:24:03 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/Deinterlace-filtering/m-p/955401#M19015</guid>
      <dc:creator>Vladimir_Dudnik</dc:creator>
      <dc:date>2004-06-16T18:24:03Z</dc:date>
    </item>
    <item>
      <title>Re: Deinterlace filtering</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/Deinterlace-filtering/m-p/955402#M19016</link>
      <description>&lt;P&gt;Thank you very much,&lt;/P&gt;
&lt;P&gt;Kamil&lt;/P&gt;
&lt;DIV&gt;&lt;/DIV&gt;</description>
      <pubDate>Wed, 16 Jun 2004 18:56:23 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/Deinterlace-filtering/m-p/955402#M19016</guid>
      <dc:creator>Maciej_K_</dc:creator>
      <dc:date>2004-06-16T18:56:23Z</dc:date>
    </item>
  </channel>
</rss>

