<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic IPP Problem In Multithreading Applications in Intel® Integrated Performance Primitives</title>
    <link>https://community.intel.com/t5/Intel-Integrated-Performance/IPP-Problem-In-Multithreading-Applications/m-p/958740#M19445</link>
    <description>&lt;DIV&gt;I want to use IPP in a new embedded OS, and I want to use IPP in multithreading applications. There are some problems now. I don't store the value of coprocessor registers for WMMX now, and I think perhaps it's the reason why the application doesn't work well. Should the value of coprocessor regsiters for WMMX be saved when task switch is happening?&lt;/DIV&gt;</description>
    <pubDate>Tue, 06 Dec 2005 14:19:30 GMT</pubDate>
    <dc:creator>flypen</dc:creator>
    <dc:date>2005-12-06T14:19:30Z</dc:date>
    <item>
      <title>IPP Problem In Multithreading Applications</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/IPP-Problem-In-Multithreading-Applications/m-p/958740#M19445</link>
      <description>&lt;DIV&gt;I want to use IPP in a new embedded OS, and I want to use IPP in multithreading applications. There are some problems now. I don't store the value of coprocessor registers for WMMX now, and I think perhaps it's the reason why the application doesn't work well. Should the value of coprocessor regsiters for WMMX be saved when task switch is happening?&lt;/DIV&gt;</description>
      <pubDate>Tue, 06 Dec 2005 14:19:30 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/IPP-Problem-In-Multithreading-Applications/m-p/958740#M19445</guid>
      <dc:creator>flypen</dc:creator>
      <dc:date>2005-12-06T14:19:30Z</dc:date>
    </item>
    <item>
      <title>Re: IPP Problem In Multithreading Applications</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/IPP-Problem-In-Multithreading-Applications/m-p/958741#M19446</link>
      <description>&lt;DIV&gt;Dear Customer,&lt;/DIV&gt;
&lt;DIV&gt;Here is the response provided our PCA supportengeering team:&lt;BR /&gt;&lt;BR /&gt;"Yes, you do have to be explicitly saved.&lt;/DIV&gt;
&lt;DIV&gt;The following is from section 3.4.3 Buffer for Context Switch of the Intel PXA27x Processor Family Optimization Guide downloadable from:&lt;/DIV&gt;
&lt;DIV&gt;&lt;A href="http://www.intel.com/design/pca/applicationsprocessors/manuals/280004.htm" target="_blank"&gt;http://www.intel.com/design/pca/applicationsprocessors/manuals/280004.htm&lt;/A&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;FONT size="2"&gt;
&lt;P&gt;During context switch, the states of the process have to be saved. For the PXA27x processor, the process control block (PCB) can be large in size due to additional registers for Intel Wireless MMX Technology. To reduce context-switch latency, the internal memory can be used. &lt;/P&gt;
&lt;P&gt;" &lt;BR /&gt;Hope it helps.&lt;BR /&gt;Thanks,&lt;BR /&gt;Ying S&lt;BR /&gt;Intel Corp.&lt;/P&gt;&lt;/FONT&gt;&lt;/DIV&gt;</description>
      <pubDate>Sat, 10 Dec 2005 01:14:11 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/IPP-Problem-In-Multithreading-Applications/m-p/958741#M19446</guid>
      <dc:creator>Ying_S_Intel</dc:creator>
      <dc:date>2005-12-10T01:14:11Z</dc:date>
    </item>
  </channel>
</rss>

