<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic IPP40 SSE3 Support in Intel® Integrated Performance Primitives</title>
    <link>https://community.intel.com/t5/Intel-Integrated-Performance/IPP40-SSE3-Support/m-p/961897#M19748</link>
    <description>&lt;DIV&gt;&lt;/DIV&gt;
&lt;DIV&gt;&lt;/DIV&gt;
&lt;DIV&gt;&lt;/DIV&gt;
&lt;P&gt;Hello , &lt;/P&gt;
&lt;P&gt;The IPP 4.0 Libraries web page of puffery states the following. &lt;/P&gt;
&lt;P&gt;"Intel Integrated Performance Primitives (Intel IPP) is optimized for SSE3 to deliver great performance on Pentium 4 processors supporting Hyper-Threading Technology. "&lt;/P&gt;
&lt;P&gt;&lt;BR /&gt;However the "Getting started With Intel IPP" states&lt;/P&gt;
&lt;P&gt;Processor Codes &lt;BR /&gt; px - C-optimized for all IA-32 processors &lt;/P&gt;
&lt;P&gt; a6 - Optimized for Pentium III processors &lt;/P&gt;
&lt;P&gt; t7 - Optimized for Pentium 4 processors with Hyper-Threading Technology &lt;/P&gt;
&lt;P&gt; w7 - Optimized for Pentium 4 processors &lt;/P&gt;
&lt;P&gt; i7 - Optimized for Intel Itanium processor family &lt;/P&gt;
&lt;P&gt;&lt;/P&gt;
&lt;P&gt;Question #1: Does the IPP4 libraries provide SSE3 Support? (Use the SSE 3 Instructions)&lt;/P&gt;
&lt;P&gt;&lt;/P&gt;
&lt;P&gt;Question #2: If So, what is the processor code?&lt;/P&gt;
&lt;P&gt;&lt;/P&gt;
&lt;P&gt;Question#3: If the code is W7, how can I differentiate between a P4 and a P4 (Prescott using SSE3). I need to create separate statically linked libraries, one for the P4, and another for the P4 (Prescott)&lt;/P&gt;
&lt;P&gt;&lt;/P&gt;
&lt;P&gt;Question#3: If the code is T7, how can I differentiate between a P4 (Hyperthreading) and a P4 (Prescott using SSE3 and Hyperthreading)&lt;/P&gt;
&lt;P&gt;&lt;/P&gt;
&lt;P&gt;&lt;/P&gt;
&lt;P&gt;Thank you&lt;/P&gt;
&lt;P&gt;Collin &lt;/P&gt;
&lt;P&gt;&lt;/P&gt;</description>
    <pubDate>Mon, 26 Apr 2004 23:07:20 GMT</pubDate>
    <dc:creator>collin_wilson</dc:creator>
    <dc:date>2004-04-26T23:07:20Z</dc:date>
    <item>
      <title>IPP40 SSE3 Support</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/IPP40-SSE3-Support/m-p/961897#M19748</link>
      <description>&lt;DIV&gt;&lt;/DIV&gt;
&lt;DIV&gt;&lt;/DIV&gt;
&lt;DIV&gt;&lt;/DIV&gt;
&lt;P&gt;Hello , &lt;/P&gt;
&lt;P&gt;The IPP 4.0 Libraries web page of puffery states the following. &lt;/P&gt;
&lt;P&gt;"Intel Integrated Performance Primitives (Intel IPP) is optimized for SSE3 to deliver great performance on Pentium 4 processors supporting Hyper-Threading Technology. "&lt;/P&gt;
&lt;P&gt;&lt;BR /&gt;However the "Getting started With Intel IPP" states&lt;/P&gt;
&lt;P&gt;Processor Codes &lt;BR /&gt; px - C-optimized for all IA-32 processors &lt;/P&gt;
&lt;P&gt; a6 - Optimized for Pentium III processors &lt;/P&gt;
&lt;P&gt; t7 - Optimized for Pentium 4 processors with Hyper-Threading Technology &lt;/P&gt;
&lt;P&gt; w7 - Optimized for Pentium 4 processors &lt;/P&gt;
&lt;P&gt; i7 - Optimized for Intel Itanium processor family &lt;/P&gt;
&lt;P&gt;&lt;/P&gt;
&lt;P&gt;Question #1: Does the IPP4 libraries provide SSE3 Support? (Use the SSE 3 Instructions)&lt;/P&gt;
&lt;P&gt;&lt;/P&gt;
&lt;P&gt;Question #2: If So, what is the processor code?&lt;/P&gt;
&lt;P&gt;&lt;/P&gt;
&lt;P&gt;Question#3: If the code is W7, how can I differentiate between a P4 and a P4 (Prescott using SSE3). I need to create separate statically linked libraries, one for the P4, and another for the P4 (Prescott)&lt;/P&gt;
&lt;P&gt;&lt;/P&gt;
&lt;P&gt;Question#3: If the code is T7, how can I differentiate between a P4 (Hyperthreading) and a P4 (Prescott using SSE3 and Hyperthreading)&lt;/P&gt;
&lt;P&gt;&lt;/P&gt;
&lt;P&gt;&lt;/P&gt;
&lt;P&gt;Thank you&lt;/P&gt;
&lt;P&gt;Collin &lt;/P&gt;
&lt;P&gt;&lt;/P&gt;</description>
      <pubDate>Mon, 26 Apr 2004 23:07:20 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/IPP40-SSE3-Support/m-p/961897#M19748</guid>
      <dc:creator>collin_wilson</dc:creator>
      <dc:date>2004-04-26T23:07:20Z</dc:date>
    </item>
    <item>
      <title>Re: IPP40 SSE3 Support</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/IPP40-SSE3-Support/m-p/961898#M19749</link>
      <description>&lt;P&gt;Hi Collin,&lt;/P&gt;
&lt;P&gt;I understand your troubles, so many technologies, so many of them supported in IPP:)&lt;BR /&gt;And may be it not so clear stated in documentation&lt;/P&gt;
&lt;DIV&gt;Answering your questions:&lt;/DIV&gt;
&lt;DIV&gt;libraries with W7 code do support Intel Pentium 4 processor with SSE2 as well as hyperthreading if presented.&lt;/DIV&gt;
&lt;DIV&gt;libraries with T7 code does support P4 processors with SSE3 and hyperthreading.&lt;/DIV&gt;
&lt;DIV&gt;Note, hyperthreading support is included only in IPP DLL, it is not used in static libraries to allow more flexibility forusers. And of course, not every function does have hyperthreading support but only thosewhere it make sense.&lt;/DIV&gt;
&lt;DIV&gt;&lt;/DIV&gt;
&lt;DIV&gt;Regards,&lt;BR /&gt; Vladimir&lt;/DIV&gt;</description>
      <pubDate>Mon, 26 Apr 2004 23:34:34 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/IPP40-SSE3-Support/m-p/961898#M19749</guid>
      <dc:creator>Intel_C_Intel</dc:creator>
      <dc:date>2004-04-26T23:34:34Z</dc:date>
    </item>
    <item>
      <title>Re: IPP40 SSE3 Support</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/IPP40-SSE3-Support/m-p/961899#M19750</link>
      <description>&lt;DIV&gt;&lt;/DIV&gt;
&lt;DIV&gt;Iam not quite following you.Please explainhow exclusion of hyperthreading support from static libraries cangive me more flexibility if I am using static linking? &lt;/DIV&gt;
&lt;DIV&gt;&lt;/DIV&gt;</description>
      <pubDate>Thu, 13 May 2004 11:47:32 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/IPP40-SSE3-Support/m-p/961899#M19750</guid>
      <dc:creator>zxs</dc:creator>
      <dc:date>2004-05-13T11:47:32Z</dc:date>
    </item>
    <item>
      <title>Re: IPP40 SSE3 Support</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/IPP40-SSE3-Support/m-p/961900#M19751</link>
      <description>&lt;P&gt;What I've meant,you can take HT advantagesin your application automatically when youuse IPP as DLLs. It is simple and fast solution. But, of course, you can take more benefits if you have full control on threading in your application. And it is possible if you use IPP as static libraries. In this case you should develop threading model in your application yourself. It can be not so easy, but you will have full control on it.&lt;/P&gt;
&lt;P&gt;Regards,&lt;BR /&gt; Vladimir&lt;/P&gt;
&lt;DIV&gt;&lt;/DIV&gt;</description>
      <pubDate>Sat, 15 May 2004 00:25:12 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/IPP40-SSE3-Support/m-p/961900#M19751</guid>
      <dc:creator>Intel_C_Intel</dc:creator>
      <dc:date>2004-05-15T00:25:12Z</dc:date>
    </item>
  </channel>
</rss>

