<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic The new FIRSR is cumbersome.  in Intel® Integrated Performance Primitives</title>
    <link>https://community.intel.com/t5/Intel-Integrated-Performance/IppsFIRState-32-not-available-in-latest-IPP/m-p/1007409#M23235</link>
    <description>&lt;P&gt;The new FIRSR is cumbersome.&amp;nbsp;&lt;/P&gt;

&lt;P&gt;Now I need to input a source delay buffer and a destination delay buffer. Between successive operations, I need to toggle between them in order to maintain continuity between batches.&lt;/P&gt;

&lt;P&gt;THANK YOU VERY MUCH!!!!&lt;/P&gt;</description>
    <pubDate>Sun, 18 Oct 2015 12:12:25 GMT</pubDate>
    <dc:creator>Sorin_Goldenberg</dc:creator>
    <dc:date>2015-10-18T12:12:25Z</dc:date>
    <item>
      <title>IppsFIRState_32 not available in latest IPP?</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/IppsFIRState-32-not-available-in-latest-IPP/m-p/1007406#M23232</link>
      <description>&lt;P&gt;I downloaded the trial for Parallel Studio 2016 for C++ (for Linux) two days ago and I'm running into some problems building existing code that uses the `IppsFIRState_32fc` type, which I'm told is available in 2015. Specifically, g++ can't find this type.&lt;/P&gt;

&lt;P&gt;I see a number of types starting with "ippsFIR" (e.g., Ipp32f, IppsFIRSpec_32f, etc.) in `intel/compilers_and_libraries_2016.0.109/linux/ipp/include/ipps.h` but *not* `IppsFIRState_32fc` or anything starting with `IppsFIRState_32`. Anybody else running into this? Do I need to use Ipp32fc?&lt;/P&gt;

&lt;P&gt;Thanks!&lt;/P&gt;</description>
      <pubDate>Wed, 07 Oct 2015 18:46:17 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/IppsFIRState-32-not-available-in-latest-IPP/m-p/1007406#M23232</guid>
      <dc:creator>ahmed_f_1</dc:creator>
      <dc:date>2015-10-07T18:46:17Z</dc:date>
    </item>
    <item>
      <title>Ah I see in https://software</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/IppsFIRState-32-not-available-in-latest-IPP/m-p/1007407#M23233</link>
      <description>&lt;P&gt;Ah I see in&amp;nbsp;https://software.intel.com/sites/default/files/managed/d1/ee/ipps_0.pdf Appendix B that many of the FIR-related functions this code uses have been removed from IPP 9.0 and that I must "Use new FIRSR and FIRMR APIs".&lt;/P&gt;</description>
      <pubDate>Wed, 07 Oct 2015 18:57:35 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/IppsFIRState-32-not-available-in-latest-IPP/m-p/1007407#M23233</guid>
      <dc:creator>ahmed_f_1</dc:creator>
      <dc:date>2015-10-07T18:57:35Z</dc:date>
    </item>
    <item>
      <title> </title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/IppsFIRState-32-not-available-in-latest-IPP/m-p/1007408#M23234</link>
      <description>&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;Thanks for sharing this. &amp;nbsp;Yes, the &amp;nbsp;&lt;SPAN style="font-size: 12px; line-height: 16.3636360168457px;"&gt;FIRSR and FIRMR APIs are the right replacement functions.&amp;nbsp;&lt;BR /&gt;
	&lt;BR /&gt;
	Regards,&lt;BR /&gt;
	Chao&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Mon, 12 Oct 2015 06:19:16 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/IppsFIRState-32-not-available-in-latest-IPP/m-p/1007408#M23234</guid>
      <dc:creator>Chao_Y_Intel</dc:creator>
      <dc:date>2015-10-12T06:19:16Z</dc:date>
    </item>
    <item>
      <title>The new FIRSR is cumbersome. </title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/IppsFIRState-32-not-available-in-latest-IPP/m-p/1007409#M23235</link>
      <description>&lt;P&gt;The new FIRSR is cumbersome.&amp;nbsp;&lt;/P&gt;

&lt;P&gt;Now I need to input a source delay buffer and a destination delay buffer. Between successive operations, I need to toggle between them in order to maintain continuity between batches.&lt;/P&gt;

&lt;P&gt;THANK YOU VERY MUCH!!!!&lt;/P&gt;</description>
      <pubDate>Sun, 18 Oct 2015 12:12:25 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/IppsFIRState-32-not-available-in-latest-IPP/m-p/1007409#M23235</guid>
      <dc:creator>Sorin_Goldenberg</dc:creator>
      <dc:date>2015-10-18T12:12:25Z</dc:date>
    </item>
  </channel>
</rss>

