<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Thanks for the reply Jon. in Intel® Integrated Performance Primitives</title>
    <link>https://community.intel.com/t5/Intel-Integrated-Performance/ippiLUTPalette-8u-C3R-Problem/m-p/1114375#M25482</link>
    <description>&lt;P&gt;Thanks for the reply Jon.&lt;/P&gt;

&lt;P&gt;Yes, using ippiMalloc_8u_C1 to allocate pSrc was intentional.&lt;/P&gt;

&lt;P&gt;The intent is to map index image pSrc (1 channel, 3 bits/px in this example) to RGB image pDst (3 channels).&lt;/P&gt;

&lt;P&gt;This was possible in IPP 7.0 but something seems to have changed in IPP 9.0.&lt;/P&gt;

&lt;P&gt;Can you confirm? Is there a workaround?&lt;/P&gt;

&lt;P&gt;Thanks&lt;/P&gt;</description>
    <pubDate>Tue, 22 Dec 2015 17:46:08 GMT</pubDate>
    <dc:creator>plane</dc:creator>
    <dc:date>2015-12-22T17:46:08Z</dc:date>
    <item>
      <title>ippiLUTPalette_8u_C3R Problem</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/ippiLUTPalette-8u-C3R-Problem/m-p/1114373#M25480</link>
      <description>&lt;P&gt;Hi:&lt;/P&gt;

&lt;P&gt;I'm getting an unexpected error from&amp;nbsp;ippiLUTPalette_8u_C3R&lt;SPAN style="font-size: 1em; line-height: 1.5;"&gt;() using IPP 9.0. The return status appears to depend on the roi. No error is reported with IPP 7.0 Example code below.&lt;/SPAN&gt;&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;PRE class="brush:cpp;"&gt;	int nBitSize = 3;
	Ipp8u pTable0[] = { 1, 2, 3, 4, 5, 6, 7, 8 };
	Ipp8u *pTable[3] = { pTable0, pTable0, pTable0 };

	int srcStepBytes, dstStepBytes;
	Ipp8u* pSrc = ippiMalloc_8u_C1(100, 100, &amp;amp;srcStepBytes);
	Ipp8u* pDst = ippiMalloc_8u_C3(100, 100, &amp;amp;dstStepBytes);

	IppiSize roiSize = { 4, 4 };
	IppStatus status = ippiLUTPalette_8u_C3R(pSrc, srcStepBytes, pDst, dstStepBytes, roiSize, pTable, nBitSize);	// status = ippStsNoErr (0) for 7.0 and 9.0

	roiSize = { 50, 50 };
	status = ippiLUTPalette_8u_C3R(pSrc, srcStepBytes, pDst, dstStepBytes, roiSize, pTable, nBitSize);				// status = ippStsStepErr (-14) on 9.0

	ippiFree(pSrc);
	ippiFree(pDst);
&lt;/PRE&gt;

&lt;P style="font-size: 13.008px; line-height: 15.6096px;"&gt;&lt;SPAN style="font-size: 1em; line-height: 1.5;"&gt;IPP 7.0 returns&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN style="font-family: Consolas, 'Lucida Console', Menlo, Monaco, 'DejaVu Sans Mono', monospace, sans-serif; font-size: 13.008px; line-height: 15.6096px;"&gt;ippStsNoErr for both roi's.&lt;/SPAN&gt;&lt;/P&gt;

&lt;P style="font-size: 13.008px; line-height: 15.6096px;"&gt;&lt;SPAN style="font-size: 1em; line-height: 1.5;"&gt;IPP 9.0 Update 1 returns&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN style="font-size: 13.008px; font-family: Consolas, 'Lucida Console', Menlo, Monaco, 'DejaVu Sans Mono', monospace, sans-serif; line-height: 15.6096px;"&gt;ippStsStepErr&lt;/SPAN&gt;&lt;SPAN style="font-size: 1em; line-height: 1.5;"&gt;&amp;nbsp;with the larger roi&lt;/SPAN&gt;&lt;SPAN style="font-size: 1em; line-height: 15.6096px;"&gt;&lt;FONT face="Consolas, Lucida Console, Menlo, Monaco, DejaVu Sans Mono, monospace, sans-serif"&gt;.&lt;/FONT&gt;&lt;/SPAN&gt;&lt;/P&gt;

&lt;DIV&gt;&lt;SPAN style="font-size: 1em; line-height: 1.5;"&gt;Is this a bug in version 9.0 of&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN style="font-size: 13.008px; line-height: 15.6096px;"&gt;ippiLUTPalette_8u_C3R()&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN style="font-size: 1em; line-height: 1.5;"&gt;?&lt;/SPAN&gt;&lt;/DIV&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 18 Dec 2015 18:10:11 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/ippiLUTPalette-8u-C3R-Problem/m-p/1114373#M25480</guid>
      <dc:creator>plane</dc:creator>
      <dc:date>2015-12-18T18:10:11Z</dc:date>
    </item>
    <item>
      <title>Hi Plane,</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/ippiLUTPalette-8u-C3R-Problem/m-p/1114374#M25481</link>
      <description>&lt;P&gt;Hi Plane,&lt;/P&gt;

&lt;P&gt;did you intensionally initialize the pSrc as 1 channel data array?&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 22 Dec 2015 07:14:49 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/ippiLUTPalette-8u-C3R-Problem/m-p/1114374#M25481</guid>
      <dc:creator>Jonghak_K_Intel</dc:creator>
      <dc:date>2015-12-22T07:14:49Z</dc:date>
    </item>
    <item>
      <title>Thanks for the reply Jon.</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/ippiLUTPalette-8u-C3R-Problem/m-p/1114375#M25482</link>
      <description>&lt;P&gt;Thanks for the reply Jon.&lt;/P&gt;

&lt;P&gt;Yes, using ippiMalloc_8u_C1 to allocate pSrc was intentional.&lt;/P&gt;

&lt;P&gt;The intent is to map index image pSrc (1 channel, 3 bits/px in this example) to RGB image pDst (3 channels).&lt;/P&gt;

&lt;P&gt;This was possible in IPP 7.0 but something seems to have changed in IPP 9.0.&lt;/P&gt;

&lt;P&gt;Can you confirm? Is there a workaround?&lt;/P&gt;

&lt;P&gt;Thanks&lt;/P&gt;</description>
      <pubDate>Tue, 22 Dec 2015 17:46:08 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/ippiLUTPalette-8u-C3R-Problem/m-p/1114375#M25482</guid>
      <dc:creator>plane</dc:creator>
      <dc:date>2015-12-22T17:46:08Z</dc:date>
    </item>
    <item>
      <title>This is now resolved. No</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/ippiLUTPalette-8u-C3R-Problem/m-p/1114376#M25483</link>
      <description>&lt;P&gt;This is now resolved. No problem with&amp;nbsp;ippiLUTPalette_8u_C3R.&amp;nbsp;&lt;/P&gt;

&lt;P&gt;I now understand this function maps a C3 buffer to a C3 buffer - not C1 to C3 as I had though.&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 22 Dec 2015 19:53:38 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/ippiLUTPalette-8u-C3R-Problem/m-p/1114376#M25483</guid>
      <dc:creator>plane</dc:creator>
      <dc:date>2015-12-22T19:53:38Z</dc:date>
    </item>
  </channel>
</rss>

