<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Hi llya,  in Intel® Integrated Performance Primitives</title>
    <link>https://community.intel.com/t5/Intel-Integrated-Performance/Identifier-not-found/m-p/1116233#M25512</link>
    <description>&lt;P&gt;Hi llya,&amp;nbsp;&lt;/P&gt;

&lt;P&gt;Right,&amp;nbsp;&lt;SPAN style="font-size: 12px; font-weight: bold; line-height: 18px;"&gt;n8_ippiFilterGaussianGetBufferSize&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN style="font-size: 12px; line-height: 1.5;"&gt;should be replaced in accordance macro from&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN style="font-size: 12px; line-height: 1.5; font-weight: 700;"&gt;ipp_n8.h&lt;/SPAN&gt;&lt;/P&gt;

&lt;P style="word-wrap: break-word; font-size: 12px;"&gt;&lt;SPAN style="font-weight: 700;"&gt;#define ippiFilterGaussianGetBufferSize n8_ippiFilterGaussianGetBufferSize.&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;

&lt;P&gt;It may be a bug in 8.1.1. Is it possible for you to try IPP 9.0?&amp;nbsp;&lt;/P&gt;

&lt;P&gt;According the table&amp;nbsp;&lt;/P&gt;

&lt;TABLE border="1" cellpadding="4" cellspacing="0" frame="border" id="TBL5-1" rules="all" summary=""&gt;
	&lt;CAPTION&gt;&lt;SPAN class="tablecap"&gt;Description of Codes Associated with Processor-Specific Libraries&lt;/SPAN&gt;&lt;/CAPTION&gt;
	&lt;THEAD align="left"&gt;
		&lt;TR&gt;
			&lt;TH class="cellrowborder" id="d12386e103" valign="top" width="6.48%"&gt;&amp;nbsp;IA-32 Intel® architecture&lt;/TH&gt;
			&lt;TH class="cellrowborder" id="d12386e106" valign="top" width="12.58%"&gt;&amp;nbsp;Intel® 64 architecture&lt;/TH&gt;
			&lt;TH class="cellrowborder" id="d12386e109" valign="top" width="7.98%"&gt;Windows*&lt;/TH&gt;
			&lt;TH class="cellrowborder" id="d12386e112" valign="top" width="7.39%"&gt;Linux* OS&lt;/TH&gt;
			&lt;TH class="cellrowborder" id="d12386e115" valign="top" width="7.07%"&gt;Android*&lt;/TH&gt;
			&lt;TH class="cellrowborder" id="d12386e119" valign="top" width="7.26%"&gt;OS X*&lt;/TH&gt;
			&lt;TH class="cellrowborder" id="d12386e122" valign="top" width="51.2%"&gt;
				&lt;P&gt;Description&lt;/P&gt;
			&lt;/TH&gt;
		&lt;/TR&gt;
	&lt;/THEAD&gt;
	&lt;TBODY&gt;
		&lt;TR&gt;
			&lt;TD class="cellrowborder" headers="d12386e103 " valign="top" width="6.48%"&gt;
				&lt;P&gt;&lt;STRONG&gt;px&lt;/STRONG&gt;&lt;/P&gt;
			&lt;/TD&gt;
			&lt;TD class="cellrowborder" headers="d12386e106 " valign="top" width="12.58%"&gt;
				&lt;P&gt;&lt;STRONG&gt;mx&lt;/STRONG&gt;&lt;/P&gt;
			&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e109 " valign="top" width="7.98%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e112 " valign="top" width="7.39%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e115 " valign="top" width="7.07%"&gt;&amp;nbsp;&lt;/TD&gt;
			&lt;TD class="cellrowborder" headers="d12386e119 " valign="top" width="7.26%"&gt;&amp;nbsp;&lt;/TD&gt;
			&lt;TD class="cellrowborder" headers="d12386e122 " valign="top" width="51.2%"&gt;
				&lt;P&gt;Generic code optimized for processors with Intel® Streaming SIMD Extensions (Intel® SSE)&lt;/P&gt;
			&lt;/TD&gt;
		&lt;/TR&gt;
		&lt;TR&gt;
			&lt;TD class="cellrowborder" headers="d12386e103 " valign="top" width="6.48%"&gt;
				&lt;P&gt;&lt;STRONG&gt;w7&lt;/STRONG&gt;&lt;/P&gt;
			&lt;/TD&gt;
			&lt;TD class="cellrowborder" headers="d12386e106 " valign="top" width="12.58%"&gt;
				&lt;P&gt;&lt;STRONG&gt;my&lt;/STRONG&gt;&lt;/P&gt;
			&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e109 " valign="top" width="7.98%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e112 " valign="top" width="7.39%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e115 " valign="top" width="7.07%"&gt;&amp;nbsp;&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e119 " valign="top" width="7.26%"&gt;&amp;nbsp;&lt;/TD&gt;
			&lt;TD class="cellrowborder" headers="d12386e122 " valign="top" width="51.2%"&gt;
				&lt;P&gt;Optimized for processors with Intel SSE2&lt;/P&gt;
			&lt;/TD&gt;
		&lt;/TR&gt;
		&lt;TR&gt;
			&lt;TD class="cellrowborder" headers="d12386e103 " valign="top" width="6.48%"&gt;
				&lt;P&gt;&lt;STRONG&gt;s8&lt;/STRONG&gt;&lt;/P&gt;
			&lt;/TD&gt;
			&lt;TD class="cellrowborder" headers="d12386e106 " valign="top" width="12.58%"&gt;
				&lt;P&gt;&lt;STRONG&gt;&lt;SPAN style="color: rgb(34, 34, 34); background-color: rgb(255, 255, 0);"&gt;n8&lt;/SPAN&gt;&lt;/STRONG&gt;&lt;/P&gt;
			&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e109 " valign="top" width="7.98%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e112 " valign="top" width="7.39%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e115 " valign="top" width="7.07%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e119 " valign="top" width="7.26%"&gt;&amp;nbsp;&lt;/TD&gt;
			&lt;TD class="cellrowborder" headers="d12386e122 " valign="top" width="51.2%"&gt;
				&lt;P&gt;Optimized for processors with Supplemental Streaming SIMD Extensions 3 (SSSE3)&lt;/P&gt;
			&lt;/TD&gt;
		&lt;/TR&gt;
		&lt;TR&gt;
			&lt;TD class="cellrowborder" headers="d12386e103 " valign="top" width="6.48%"&gt;&amp;nbsp;&lt;/TD&gt;
			&lt;TD class="cellrowborder" headers="d12386e106 " valign="top" width="12.58%"&gt;
				&lt;P&gt;&lt;STRONG&gt;m7&lt;/STRONG&gt;&lt;/P&gt;
			&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e109 " valign="top" width="7.98%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e112 " valign="top" width="7.39%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e115 " valign="top" width="7.07%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e119 " valign="top" width="7.26%"&gt;+&lt;/TD&gt;
			&lt;TD class="cellrowborder" headers="d12386e122 " valign="top" width="51.2%"&gt;
				&lt;P&gt;Optimized for processors with Intel SSE3&lt;/P&gt;
			&lt;/TD&gt;
		&lt;/TR&gt;
		&lt;TR&gt;
			&lt;TD class="cellrowborder" headers="d12386e103 " valign="top" width="6.48%"&gt;
				&lt;P&gt;&lt;STRONG&gt;p8&lt;/STRONG&gt;&lt;/P&gt;
			&lt;/TD&gt;
			&lt;TD class="cellrowborder" headers="d12386e106 " valign="top" width="12.58%"&gt;
				&lt;P&gt;&lt;STRONG&gt;y8&lt;/STRONG&gt;&lt;/P&gt;
			&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e109 " valign="top" width="7.98%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e112 " valign="top" width="7.39%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e115 " valign="top" width="7.07%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e119 " valign="top" width="7.26%"&gt;+&lt;/TD&gt;
			&lt;TD class="cellrowborder" headers="d12386e122 " valign="top" width="51.2%"&gt;
				&lt;P&gt;Optimized for processors with Intel SSE4.1&lt;/P&gt;
			&lt;/TD&gt;
		&lt;/TR&gt;
		&lt;TR&gt;
			&lt;TD class="cellrowborder" headers="d12386e103 " valign="top" width="6.48%"&gt;
				&lt;P&gt;&lt;STRONG&gt;g9&lt;/STRONG&gt;&lt;/P&gt;
			&lt;/TD&gt;
			&lt;TD class="cellrowborder" headers="d12386e106 " valign="top" width="12.58%"&gt;
				&lt;P&gt;&lt;STRONG&gt;e9&lt;/STRONG&gt;&lt;/P&gt;
			&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e109 " valign="top" width="7.98%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e112 " valign="top" width="7.39%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e115 " valign="top" width="7.07%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e119 " valign="top" width="7.26%"&gt;+&lt;/TD&gt;
			&lt;TD class="cellrowborder" headers="d12386e122 " valign="top" width="51.2%"&gt;
				&lt;P&gt;Optimized for processors with Intel® Advanced Vector Extensions (Intel® AVX) and Intel® Advanced Encryption Standard New Instructions (Intel® AES-NI)&lt;/P&gt;
			&lt;/TD&gt;
		&lt;/TR&gt;
		&lt;TR&gt;
			&lt;TD class="cellrowborder" headers="d12386e103 " valign="top" width="6.48%"&gt;
				&lt;P&gt;&lt;STRONG&gt;h9&lt;/STRONG&gt;&lt;/P&gt;
			&lt;/TD&gt;
			&lt;TD class="cellrowborder" headers="d12386e106 " valign="top" width="12.58%"&gt;
				&lt;P&gt;&lt;STRONG&gt;l9&lt;/STRONG&gt;&lt;/P&gt;
			&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e109 " valign="top" width="7.98%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e112 " valign="top" width="7.39%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e115 " valign="top" width="7.07%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e119 " valign="top" width="7.26%"&gt;+&lt;/TD&gt;
			&lt;TD class="cellrowborder" headers="d12386e122 " valign="top" width="51.2%"&gt;
				&lt;P&gt;Optimized for processors with Intel® Advanced Vector Extensions 2 (Intel® AVX2)&amp;nbsp;&lt;/P&gt;
			&lt;/TD&gt;
		&lt;/TR&gt;
	&lt;/TBODY&gt;
&lt;/TABLE&gt;

&lt;P&gt;and &amp;nbsp;n8 is for&amp;nbsp;&lt;SPAN style="font-size: 13.008px; line-height: 19.512px;"&gt;Optimized for processors with Supplemental Streaming SIMD Extensions 3 (SSSE3)&lt;/SPAN&gt;&amp;nbsp;CPU. &amp;nbsp; In general, you can use ippvc.h without the cpu-specific prefix, then IPP can dispatch the code to running CPU automatically. So are you worked for some fix&amp;nbsp;CPU type?&amp;nbsp;&lt;/P&gt;

&lt;P&gt;Could you please provide some basic information to us by private email?&amp;nbsp;&lt;/P&gt;

&lt;P&gt;Best Regards,&lt;/P&gt;

&lt;P&gt;Ying H.&lt;/P&gt;

&lt;P&gt;Intel IPP Support&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Thu, 05 May 2016 04:18:31 GMT</pubDate>
    <dc:creator>Ying_H_Intel</dc:creator>
    <dc:date>2016-05-05T04:18:31Z</dc:date>
    <item>
      <title>Identifier not found</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/Identifier-not-found/m-p/1116232#M25511</link>
      <description>&lt;P&gt;I am using IPP 8.1.1 as static library at 64b environments. As the code should be compiled into environment without VC and IPP installed, I do not use IPP options of IDE.&amp;nbsp;&lt;/P&gt;

&lt;P&gt;I include into *.cpp file two headers:&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;STRONG&gt;#include "ipp_n8.h"&lt;BR /&gt;
	#include "ippcv.h"&lt;/STRONG&gt;&lt;/P&gt;

&lt;P&gt;and have got from VC compiler the error.&lt;/P&gt;

&lt;P&gt;error C3861: '&lt;STRONG&gt;n8_ippiFilterGaussianGetBufferSize&lt;/STRONG&gt;': identifier not found&lt;/P&gt;

&lt;P&gt;The symbol&amp;nbsp;&lt;STRONG&gt;&lt;SPAN style="font-size: 13.008px; line-height: 19.512px;"&gt;ippiFilterGaussianGetBufferSize&amp;nbsp;&lt;/SPAN&gt;&amp;nbsp;&lt;/STRONG&gt;is defined &amp;nbsp;into &lt;STRONG&gt;ippcv.h&amp;nbsp;&lt;/STRONG&gt;&lt;/P&gt;

&lt;P&gt;and as i suppose should be replaced in accordance macro from &lt;STRONG&gt;ipp_n8.h&lt;/STRONG&gt;&lt;/P&gt;

&lt;P&gt;&lt;STRONG&gt;#define ippiFilterGaussianGetBufferSize n8_ippiFilterGaussianGetBufferSize&lt;/STRONG&gt;&lt;/P&gt;

&lt;P&gt;Where is my error? What is the way to correct it?&lt;/P&gt;

&lt;P&gt;Thanks&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 04 May 2016 14:43:53 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/Identifier-not-found/m-p/1116232#M25511</guid>
      <dc:creator>Ilya_V_Intel1</dc:creator>
      <dc:date>2016-05-04T14:43:53Z</dc:date>
    </item>
    <item>
      <title>Hi llya, </title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/Identifier-not-found/m-p/1116233#M25512</link>
      <description>&lt;P&gt;Hi llya,&amp;nbsp;&lt;/P&gt;

&lt;P&gt;Right,&amp;nbsp;&lt;SPAN style="font-size: 12px; font-weight: bold; line-height: 18px;"&gt;n8_ippiFilterGaussianGetBufferSize&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN style="font-size: 12px; line-height: 1.5;"&gt;should be replaced in accordance macro from&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN style="font-size: 12px; line-height: 1.5; font-weight: 700;"&gt;ipp_n8.h&lt;/SPAN&gt;&lt;/P&gt;

&lt;P style="word-wrap: break-word; font-size: 12px;"&gt;&lt;SPAN style="font-weight: 700;"&gt;#define ippiFilterGaussianGetBufferSize n8_ippiFilterGaussianGetBufferSize.&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;

&lt;P&gt;It may be a bug in 8.1.1. Is it possible for you to try IPP 9.0?&amp;nbsp;&lt;/P&gt;

&lt;P&gt;According the table&amp;nbsp;&lt;/P&gt;

&lt;TABLE border="1" cellpadding="4" cellspacing="0" frame="border" id="TBL5-1" rules="all" summary=""&gt;
	&lt;CAPTION&gt;&lt;SPAN class="tablecap"&gt;Description of Codes Associated with Processor-Specific Libraries&lt;/SPAN&gt;&lt;/CAPTION&gt;
	&lt;THEAD align="left"&gt;
		&lt;TR&gt;
			&lt;TH class="cellrowborder" id="d12386e103" valign="top" width="6.48%"&gt;&amp;nbsp;IA-32 Intel® architecture&lt;/TH&gt;
			&lt;TH class="cellrowborder" id="d12386e106" valign="top" width="12.58%"&gt;&amp;nbsp;Intel® 64 architecture&lt;/TH&gt;
			&lt;TH class="cellrowborder" id="d12386e109" valign="top" width="7.98%"&gt;Windows*&lt;/TH&gt;
			&lt;TH class="cellrowborder" id="d12386e112" valign="top" width="7.39%"&gt;Linux* OS&lt;/TH&gt;
			&lt;TH class="cellrowborder" id="d12386e115" valign="top" width="7.07%"&gt;Android*&lt;/TH&gt;
			&lt;TH class="cellrowborder" id="d12386e119" valign="top" width="7.26%"&gt;OS X*&lt;/TH&gt;
			&lt;TH class="cellrowborder" id="d12386e122" valign="top" width="51.2%"&gt;
				&lt;P&gt;Description&lt;/P&gt;
			&lt;/TH&gt;
		&lt;/TR&gt;
	&lt;/THEAD&gt;
	&lt;TBODY&gt;
		&lt;TR&gt;
			&lt;TD class="cellrowborder" headers="d12386e103 " valign="top" width="6.48%"&gt;
				&lt;P&gt;&lt;STRONG&gt;px&lt;/STRONG&gt;&lt;/P&gt;
			&lt;/TD&gt;
			&lt;TD class="cellrowborder" headers="d12386e106 " valign="top" width="12.58%"&gt;
				&lt;P&gt;&lt;STRONG&gt;mx&lt;/STRONG&gt;&lt;/P&gt;
			&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e109 " valign="top" width="7.98%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e112 " valign="top" width="7.39%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e115 " valign="top" width="7.07%"&gt;&amp;nbsp;&lt;/TD&gt;
			&lt;TD class="cellrowborder" headers="d12386e119 " valign="top" width="7.26%"&gt;&amp;nbsp;&lt;/TD&gt;
			&lt;TD class="cellrowborder" headers="d12386e122 " valign="top" width="51.2%"&gt;
				&lt;P&gt;Generic code optimized for processors with Intel® Streaming SIMD Extensions (Intel® SSE)&lt;/P&gt;
			&lt;/TD&gt;
		&lt;/TR&gt;
		&lt;TR&gt;
			&lt;TD class="cellrowborder" headers="d12386e103 " valign="top" width="6.48%"&gt;
				&lt;P&gt;&lt;STRONG&gt;w7&lt;/STRONG&gt;&lt;/P&gt;
			&lt;/TD&gt;
			&lt;TD class="cellrowborder" headers="d12386e106 " valign="top" width="12.58%"&gt;
				&lt;P&gt;&lt;STRONG&gt;my&lt;/STRONG&gt;&lt;/P&gt;
			&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e109 " valign="top" width="7.98%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e112 " valign="top" width="7.39%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e115 " valign="top" width="7.07%"&gt;&amp;nbsp;&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e119 " valign="top" width="7.26%"&gt;&amp;nbsp;&lt;/TD&gt;
			&lt;TD class="cellrowborder" headers="d12386e122 " valign="top" width="51.2%"&gt;
				&lt;P&gt;Optimized for processors with Intel SSE2&lt;/P&gt;
			&lt;/TD&gt;
		&lt;/TR&gt;
		&lt;TR&gt;
			&lt;TD class="cellrowborder" headers="d12386e103 " valign="top" width="6.48%"&gt;
				&lt;P&gt;&lt;STRONG&gt;s8&lt;/STRONG&gt;&lt;/P&gt;
			&lt;/TD&gt;
			&lt;TD class="cellrowborder" headers="d12386e106 " valign="top" width="12.58%"&gt;
				&lt;P&gt;&lt;STRONG&gt;&lt;SPAN style="color: rgb(34, 34, 34); background-color: rgb(255, 255, 0);"&gt;n8&lt;/SPAN&gt;&lt;/STRONG&gt;&lt;/P&gt;
			&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e109 " valign="top" width="7.98%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e112 " valign="top" width="7.39%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e115 " valign="top" width="7.07%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e119 " valign="top" width="7.26%"&gt;&amp;nbsp;&lt;/TD&gt;
			&lt;TD class="cellrowborder" headers="d12386e122 " valign="top" width="51.2%"&gt;
				&lt;P&gt;Optimized for processors with Supplemental Streaming SIMD Extensions 3 (SSSE3)&lt;/P&gt;
			&lt;/TD&gt;
		&lt;/TR&gt;
		&lt;TR&gt;
			&lt;TD class="cellrowborder" headers="d12386e103 " valign="top" width="6.48%"&gt;&amp;nbsp;&lt;/TD&gt;
			&lt;TD class="cellrowborder" headers="d12386e106 " valign="top" width="12.58%"&gt;
				&lt;P&gt;&lt;STRONG&gt;m7&lt;/STRONG&gt;&lt;/P&gt;
			&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e109 " valign="top" width="7.98%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e112 " valign="top" width="7.39%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e115 " valign="top" width="7.07%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e119 " valign="top" width="7.26%"&gt;+&lt;/TD&gt;
			&lt;TD class="cellrowborder" headers="d12386e122 " valign="top" width="51.2%"&gt;
				&lt;P&gt;Optimized for processors with Intel SSE3&lt;/P&gt;
			&lt;/TD&gt;
		&lt;/TR&gt;
		&lt;TR&gt;
			&lt;TD class="cellrowborder" headers="d12386e103 " valign="top" width="6.48%"&gt;
				&lt;P&gt;&lt;STRONG&gt;p8&lt;/STRONG&gt;&lt;/P&gt;
			&lt;/TD&gt;
			&lt;TD class="cellrowborder" headers="d12386e106 " valign="top" width="12.58%"&gt;
				&lt;P&gt;&lt;STRONG&gt;y8&lt;/STRONG&gt;&lt;/P&gt;
			&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e109 " valign="top" width="7.98%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e112 " valign="top" width="7.39%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e115 " valign="top" width="7.07%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e119 " valign="top" width="7.26%"&gt;+&lt;/TD&gt;
			&lt;TD class="cellrowborder" headers="d12386e122 " valign="top" width="51.2%"&gt;
				&lt;P&gt;Optimized for processors with Intel SSE4.1&lt;/P&gt;
			&lt;/TD&gt;
		&lt;/TR&gt;
		&lt;TR&gt;
			&lt;TD class="cellrowborder" headers="d12386e103 " valign="top" width="6.48%"&gt;
				&lt;P&gt;&lt;STRONG&gt;g9&lt;/STRONG&gt;&lt;/P&gt;
			&lt;/TD&gt;
			&lt;TD class="cellrowborder" headers="d12386e106 " valign="top" width="12.58%"&gt;
				&lt;P&gt;&lt;STRONG&gt;e9&lt;/STRONG&gt;&lt;/P&gt;
			&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e109 " valign="top" width="7.98%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e112 " valign="top" width="7.39%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e115 " valign="top" width="7.07%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e119 " valign="top" width="7.26%"&gt;+&lt;/TD&gt;
			&lt;TD class="cellrowborder" headers="d12386e122 " valign="top" width="51.2%"&gt;
				&lt;P&gt;Optimized for processors with Intel® Advanced Vector Extensions (Intel® AVX) and Intel® Advanced Encryption Standard New Instructions (Intel® AES-NI)&lt;/P&gt;
			&lt;/TD&gt;
		&lt;/TR&gt;
		&lt;TR&gt;
			&lt;TD class="cellrowborder" headers="d12386e103 " valign="top" width="6.48%"&gt;
				&lt;P&gt;&lt;STRONG&gt;h9&lt;/STRONG&gt;&lt;/P&gt;
			&lt;/TD&gt;
			&lt;TD class="cellrowborder" headers="d12386e106 " valign="top" width="12.58%"&gt;
				&lt;P&gt;&lt;STRONG&gt;l9&lt;/STRONG&gt;&lt;/P&gt;
			&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e109 " valign="top" width="7.98%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e112 " valign="top" width="7.39%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e115 " valign="top" width="7.07%"&gt;+&lt;/TD&gt;
			&lt;TD align="center" class="cellrowborder" headers="d12386e119 " valign="top" width="7.26%"&gt;+&lt;/TD&gt;
			&lt;TD class="cellrowborder" headers="d12386e122 " valign="top" width="51.2%"&gt;
				&lt;P&gt;Optimized for processors with Intel® Advanced Vector Extensions 2 (Intel® AVX2)&amp;nbsp;&lt;/P&gt;
			&lt;/TD&gt;
		&lt;/TR&gt;
	&lt;/TBODY&gt;
&lt;/TABLE&gt;

&lt;P&gt;and &amp;nbsp;n8 is for&amp;nbsp;&lt;SPAN style="font-size: 13.008px; line-height: 19.512px;"&gt;Optimized for processors with Supplemental Streaming SIMD Extensions 3 (SSSE3)&lt;/SPAN&gt;&amp;nbsp;CPU. &amp;nbsp; In general, you can use ippvc.h without the cpu-specific prefix, then IPP can dispatch the code to running CPU automatically. So are you worked for some fix&amp;nbsp;CPU type?&amp;nbsp;&lt;/P&gt;

&lt;P&gt;Could you please provide some basic information to us by private email?&amp;nbsp;&lt;/P&gt;

&lt;P&gt;Best Regards,&lt;/P&gt;

&lt;P&gt;Ying H.&lt;/P&gt;

&lt;P&gt;Intel IPP Support&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 05 May 2016 04:18:31 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/Identifier-not-found/m-p/1116233#M25512</guid>
      <dc:creator>Ying_H_Intel</dc:creator>
      <dc:date>2016-05-05T04:18:31Z</dc:date>
    </item>
    <item>
      <title>Hi Ying,</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/Identifier-not-found/m-p/1116234#M25513</link>
      <description>&lt;P&gt;Hi Ying,&lt;/P&gt;

&lt;P&gt;I cannot use IPP 9.&lt;/P&gt;

&lt;P&gt;The same error exist also in IPP 8.2.3.&lt;/P&gt;

&lt;P&gt;I used simple work around - included general prototypes in cpp file.&amp;nbsp;&lt;/P&gt;

&lt;P&gt;To get more detiles please send me you address (there are number of Ying H in address book).&lt;/P&gt;

&lt;P&gt;BR&lt;/P&gt;

&lt;P&gt;Ilya&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 05 May 2016 10:56:35 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/Identifier-not-found/m-p/1116234#M25513</guid>
      <dc:creator>Ilya_V_Intel1</dc:creator>
      <dc:date>2016-05-05T10:56:35Z</dc:date>
    </item>
  </channel>
</rss>

