<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Hi, in Intel® Integrated Performance Primitives</title>
    <link>https://community.intel.com/t5/Intel-Integrated-Performance/Feature-request-add-ippsNorm-L2Sqr-64f/m-p/1131894#M25792</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;

&lt;P&gt;&lt;SPAN style="font-size: 1em;"&gt;Intel IPP provides standard DSP operation, what you requested are for none standard operation. Could you provide the performance and accuracy impact of your suggested operation? Thanks!&lt;/SPAN&gt;&lt;/P&gt;</description>
    <pubDate>Wed, 22 Nov 2017 20:39:24 GMT</pubDate>
    <dc:creator>Shaojuan_Z_Intel</dc:creator>
    <dc:date>2017-11-22T20:39:24Z</dc:date>
    <item>
      <title>Feature request: add ippsNorm_L2Sqr_64f</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/Feature-request-add-ippsNorm-L2Sqr-64f/m-p/1131892#M25790</link>
      <description>&lt;P&gt;Currently the available options for floats/doubles are:&lt;/P&gt;

&lt;P&gt;- ippsNorm_L2_64f which than has to be squared - loss of precision and less performant than just doing L2Sqr from the start&lt;/P&gt;

&lt;P&gt;- ippsDotProd_64f with the same vector given as pSrc1 and pSrc2 - that works but I guess a more efficient implementation might be possible given the knowledge that the same vector is being inner-producted with itself.&lt;/P&gt;

&lt;P&gt;It would be great to instead have a precise and as-efficient-as-possible&amp;nbsp;ippsNorm_L2Sqr_64f.&lt;/P&gt;

&lt;P&gt;Thanks!&lt;/P&gt;

&lt;P&gt;Dan&lt;/P&gt;</description>
      <pubDate>Wed, 27 Sep 2017 14:01:22 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/Feature-request-add-ippsNorm-L2Sqr-64f/m-p/1131892#M25790</guid>
      <dc:creator>Dan_R_</dc:creator>
      <dc:date>2017-09-27T14:01:22Z</dc:date>
    </item>
    <item>
      <title>Thanks for your information.</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/Feature-request-add-ippsNorm-L2Sqr-64f/m-p/1131893#M25791</link>
      <description>&lt;P&gt;Thanks for your information. We will evaluate this.&lt;/P&gt;</description>
      <pubDate>Thu, 05 Oct 2017 21:25:33 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/Feature-request-add-ippsNorm-L2Sqr-64f/m-p/1131893#M25791</guid>
      <dc:creator>Shaojuan_Z_Intel</dc:creator>
      <dc:date>2017-10-05T21:25:33Z</dc:date>
    </item>
    <item>
      <title>Hi,</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/Feature-request-add-ippsNorm-L2Sqr-64f/m-p/1131894#M25792</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;

&lt;P&gt;&lt;SPAN style="font-size: 1em;"&gt;Intel IPP provides standard DSP operation, what you requested are for none standard operation. Could you provide the performance and accuracy impact of your suggested operation? Thanks!&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 22 Nov 2017 20:39:24 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/Feature-request-add-ippsNorm-L2Sqr-64f/m-p/1131894#M25792</guid>
      <dc:creator>Shaojuan_Z_Intel</dc:creator>
      <dc:date>2017-11-22T20:39:24Z</dc:date>
    </item>
  </channel>
</rss>

