<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Thresholding in DMIP in Intel® Integrated Performance Primitives</title>
    <link>https://community.intel.com/t5/Intel-Integrated-Performance/Thresholding-in-DMIP/m-p/768170#M481</link>
    <description>We done thresholding by wrapping ippiThreshold primitive in DMIP.&lt;BR /&gt;Is there any built in thresholding available in DMIP or need to it in same way?&lt;BR /&gt;&lt;BR /&gt;Regards,&lt;BR /&gt;Kishor&lt;BR /&gt;</description>
    <pubDate>Mon, 02 Jan 2012 12:53:44 GMT</pubDate>
    <dc:creator>Kishor_D_</dc:creator>
    <dc:date>2012-01-02T12:53:44Z</dc:date>
    <item>
      <title>Thresholding in DMIP</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/Thresholding-in-DMIP/m-p/768170#M481</link>
      <description>We done thresholding by wrapping ippiThreshold primitive in DMIP.&lt;BR /&gt;Is there any built in thresholding available in DMIP or need to it in same way?&lt;BR /&gt;&lt;BR /&gt;Regards,&lt;BR /&gt;Kishor&lt;BR /&gt;</description>
      <pubDate>Mon, 02 Jan 2012 12:53:44 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/Thresholding-in-DMIP/m-p/768170#M481</guid>
      <dc:creator>Kishor_D_</dc:creator>
      <dc:date>2012-01-02T12:53:44Z</dc:date>
    </item>
  </channel>
</rss>

