<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic UMC Mpeg-4 encoder question in Intel® Integrated Performance Primitives</title>
    <link>https://community.intel.com/t5/Intel-Integrated-Performance/UMC-Mpeg-4-encoder-question/m-p/830055#M5477</link>
    <description>&lt;P&gt;could you please try with each frame to indicate it's type and then it will not be change.&lt;/P&gt;</description>
    <pubDate>Fri, 10 Sep 2010 05:29:23 GMT</pubDate>
    <dc:creator>Gennady_F_Intel</dc:creator>
    <dc:date>2010-09-10T05:29:23Z</dc:date>
    <item>
      <title>UMC Mpeg-4 encoder question</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/UMC-Mpeg-4-encoder-question/m-p/830054#M5476</link>
      <description>I am using the UMC MPEG-4 Video Encoder to encode videos into Mpeg-4 P2, (simple profile, level 1) at 1Mbps. My questions is that even if I defind the GOP to be 30 frames, but from the result data streams, I saw that sometimes (very often), the gap between two I frames is less than 30 frames, I even saw 2 frames in between. is there a way, or configuration, to force that I frames only show up once in every 30 frames interval?&lt;BR /&gt;&lt;BR /&gt;Thanks.&lt;BR /&gt;</description>
      <pubDate>Fri, 03 Sep 2010 21:04:18 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/UMC-Mpeg-4-encoder-question/m-p/830054#M5476</guid>
      <dc:creator>GrassValley_Eng</dc:creator>
      <dc:date>2010-09-03T21:04:18Z</dc:date>
    </item>
    <item>
      <title>UMC Mpeg-4 encoder question</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/UMC-Mpeg-4-encoder-question/m-p/830055#M5477</link>
      <description>&lt;P&gt;could you please try with each frame to indicate it's type and then it will not be change.&lt;/P&gt;</description>
      <pubDate>Fri, 10 Sep 2010 05:29:23 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/UMC-Mpeg-4-encoder-question/m-p/830055#M5477</guid>
      <dc:creator>Gennady_F_Intel</dc:creator>
      <dc:date>2010-09-10T05:29:23Z</dc:date>
    </item>
  </channel>
</rss>

