<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: IA32 ISA in Intel® ISA Extensions</title>
    <link>https://community.intel.com/t5/Intel-ISA-Extensions/IA32-ISA/m-p/847163#M2002</link>
    <description>&lt;DIV style="margin:0px;"&gt;
&lt;DIV id="quote_reply" style="width: 100%; margin-top: 5px;"&gt;
&lt;DIV style="margin-left:2px;margin-right:2px;"&gt;There is very nice multi platform open source assembler available YASM &lt;A href="http://www.tortall.net/projects/yasm/" target="_blank"&gt;http://www.tortall.net/projects/yasm/&lt;/A&gt;&lt;/DIV&gt;
&lt;DIV style="margin-left:2px;margin-right:2px;"&gt;it supports nasm and GNU syntax, supports AVX ... it handles all instructions' definitions gracefully in one single python script file gen_x86_insn.py - suggest you to take a look.&lt;/DIV&gt;
&lt;DIV style="margin-left:2px;margin-right:2px;"&gt;&lt;/DIV&gt;
&lt;DIV style="margin-left:2px;margin-right:2px;"&gt;-Max&lt;BR /&gt;&lt;BR /&gt;&lt;/DIV&gt;
&lt;/DIV&gt;
&lt;/DIV&gt;</description>
    <pubDate>Sat, 14 Feb 2009 08:12:32 GMT</pubDate>
    <dc:creator>Max_L</dc:creator>
    <dc:date>2009-02-14T08:12:32Z</dc:date>
    <item>
      <title>IA32 ISA</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/IA32-ISA/m-p/847158#M1997</link>
      <description>Opcode,ISA Encode,Decode</description>
      <pubDate>Fri, 06 Feb 2009 13:43:17 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/IA32-ISA/m-p/847158#M1997</guid>
      <dc:creator>miro5566</dc:creator>
      <dc:date>2009-02-06T13:43:17Z</dc:date>
    </item>
    <item>
      <title>Re: IA32 ISA</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/IA32-ISA/m-p/847159#M1998</link>
      <description>&lt;DIV style="margin:0px;"&gt;
&lt;DIV id="quote_reply" style="margin-top: 5px; width: 100%;"&gt;
&lt;DIV style="margin-left:2px;margin-right:2px;"&gt;Quoting - &lt;A href="https://community.intel.com/en-us/profile/414028"&gt;miro5566&lt;/A&gt;&lt;/DIV&gt;
&lt;DIV style="background-color:#E5E5E5; padding:5px;border: 1px; border-style: inset;margin-left:2px;margin-right:2px;"&gt;&lt;EM&gt;Opcode,ISA Encode,Decode&lt;/EM&gt;&lt;/DIV&gt;
&lt;/DIV&gt;
&lt;/DIV&gt;
&lt;BR /&gt;Hello, I create this thread And I miss the Q :)&lt;BR /&gt;Where Can I find detailed information about encoding instructions I mean I want to make a simple assembler&amp;gt;&lt;BR /&gt;the information in cpu manuals hard to understand and there is no examples to show you how is the actual work done.&lt;BR /&gt;&lt;BR /&gt;Please anyone have have any idea are welcome.&lt;BR /&gt;&lt;BR /&gt;thanks</description>
      <pubDate>Fri, 06 Feb 2009 13:51:22 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/IA32-ISA/m-p/847159#M1998</guid>
      <dc:creator>miro5566</dc:creator>
      <dc:date>2009-02-06T13:51:22Z</dc:date>
    </item>
    <item>
      <title>Re: IA32 ISA</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/IA32-ISA/m-p/847160#M1999</link>
      <description>&lt;DIV style="margin:0px;"&gt;&lt;/DIV&gt;
&lt;BR /&gt;You could take ideas from gnu as, if you're willing to comply with the license.</description>
      <pubDate>Fri, 06 Feb 2009 17:23:28 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/IA32-ISA/m-p/847160#M1999</guid>
      <dc:creator>TimP</dc:creator>
      <dc:date>2009-02-06T17:23:28Z</dc:date>
    </item>
    <item>
      <title>Re: IA32 ISA</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/IA32-ISA/m-p/847161#M2000</link>
      <description>&lt;P&gt;I found &lt;A href="http://sandpile.org/"&gt;sandpile.org&lt;/A&gt;invaluable for writing my assembler; &lt;A href="https://gna.org/projects/softwire"&gt;SoftWire&lt;/A&gt;. The source is available under LGPL so you should be able to use it for your own project.&lt;/P&gt;</description>
      <pubDate>Sun, 08 Feb 2009 14:47:50 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/IA32-ISA/m-p/847161#M2000</guid>
      <dc:creator>capens__nicolas</dc:creator>
      <dc:date>2009-02-08T14:47:50Z</dc:date>
    </item>
    <item>
      <title>Re: IA32 ISA</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/IA32-ISA/m-p/847162#M2001</link>
      <description>&lt;DIV style="margin:0px;"&gt;
&lt;DIV id="quote_reply" style="margin-top: 5px; width: 100%;"&gt;
&lt;DIV style="margin-left:2px;margin-right:2px;"&gt;Quoting - &lt;A href="https://community.intel.com/en-us/profile/251836"&gt;c0d1f1ed&lt;/A&gt;&lt;/DIV&gt;
&lt;DIV style="background-color:#E5E5E5; padding:5px;border: 1px; border-style: inset;margin-left:2px;margin-right:2px;"&gt;&lt;EM&gt;
&lt;P&gt;I found &lt;A href="http://sandpile.org/"&gt;sandpile.org&lt;/A&gt;invaluable for writing my assembler; &lt;A href="https://gna.org/projects/softwire"&gt;SoftWire&lt;/A&gt;. The source is available under LGPL so you should be able to use it for your own project.&lt;/P&gt;
&lt;/EM&gt;&lt;/DIV&gt;
&lt;/DIV&gt;
&lt;/DIV&gt;
&lt;BR /&gt;I know you already said that you dont want to read CPU manual. But there is an appendix B in&lt;BR /&gt;"Intel 64 and IA-32 Architectures Software Developer's Manual&lt;BR /&gt;Volume 2B: Instruction Set Reference, N-Z" &lt;A href="http://www.intel.com/products/processor/manuals/" target="_blank"&gt;http://www.intel.com/products/processor/manuals/&lt;/A&gt;&lt;BR /&gt;that details encoding for all the instrunctions in one place. May be helpful.</description>
      <pubDate>Thu, 12 Feb 2009 22:03:56 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/IA32-ISA/m-p/847162#M2001</guid>
      <dc:creator>Brijender_B_Intel</dc:creator>
      <dc:date>2009-02-12T22:03:56Z</dc:date>
    </item>
    <item>
      <title>Re: IA32 ISA</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/IA32-ISA/m-p/847163#M2002</link>
      <description>&lt;DIV style="margin:0px;"&gt;
&lt;DIV id="quote_reply" style="width: 100%; margin-top: 5px;"&gt;
&lt;DIV style="margin-left:2px;margin-right:2px;"&gt;There is very nice multi platform open source assembler available YASM &lt;A href="http://www.tortall.net/projects/yasm/" target="_blank"&gt;http://www.tortall.net/projects/yasm/&lt;/A&gt;&lt;/DIV&gt;
&lt;DIV style="margin-left:2px;margin-right:2px;"&gt;it supports nasm and GNU syntax, supports AVX ... it handles all instructions' definitions gracefully in one single python script file gen_x86_insn.py - suggest you to take a look.&lt;/DIV&gt;
&lt;DIV style="margin-left:2px;margin-right:2px;"&gt;&lt;/DIV&gt;
&lt;DIV style="margin-left:2px;margin-right:2px;"&gt;-Max&lt;BR /&gt;&lt;BR /&gt;&lt;/DIV&gt;
&lt;/DIV&gt;
&lt;/DIV&gt;</description>
      <pubDate>Sat, 14 Feb 2009 08:12:32 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/IA32-ISA/m-p/847163#M2002</guid>
      <dc:creator>Max_L</dc:creator>
      <dc:date>2009-02-14T08:12:32Z</dc:date>
    </item>
  </channel>
</rss>

