<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Thema "Re: Consecutive load operations results problem" in Intel® ISA Extensions</title>
    <link>https://community.intel.com/t5/Intel-ISA-Extensions/Consecutive-load-operations-results-problem/m-p/848955#M2037</link>
    <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;Is m1 a pointer to __m128i? In this case, adding 15 to m1 will point to m1 with an offset of size_of(__m128i)*15=16*15 Bytes. &lt;/P&gt;
&lt;P&gt;I think that the following is what you want:&lt;/P&gt;
&lt;P&gt;xm1 = _mm_loadu_si128((__m128i*) (((char*)m1)+16-1));&lt;/P&gt;
&lt;P&gt;&lt;/P&gt;
&lt;P&gt;Kind regards&lt;/P&gt;
&lt;P&gt;Thomas&lt;/P&gt;</description>
    <pubDate>Wed, 30 Jul 2008 10:46:17 GMT</pubDate>
    <dc:creator>Thomas_W_Intel</dc:creator>
    <dc:date>2008-07-30T10:46:17Z</dc:date>
    <item>
      <title>Consecutive load operations results problem</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/Consecutive-load-operations-results-problem/m-p/848954#M2036</link>
      <description>&lt;P&gt;I amdoing consecutive load operations using _mm_loadu_si128() in my appl.. The two load operations using this instruction are using addressesas m1+len+h. First load operation uses xm1=_mm_loadu_si128(m1+16-1) , and second load operation uses xm2=_mm_loadu_si128(m1+16+0). I expect xm1 and xm2 to be similar except for the m128i_i8[15] when xm1 is shifted by left by 1. But, the result is something else. None of the 8-bit elements are same between xm1 and xm2. Is it something with memory address alignment; but _mm_loadu_si128() is supposed for non-aligned also.&lt;/P&gt;
&lt;P&gt;Hoping for getting quick suggestions on this.&lt;/P&gt;
&lt;P&gt;Thanks...&lt;/P&gt;</description>
      <pubDate>Wed, 30 Jul 2008 06:34:19 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/Consecutive-load-operations-results-problem/m-p/848954#M2036</guid>
      <dc:creator>biplabraut</dc:creator>
      <dc:date>2008-07-30T06:34:19Z</dc:date>
    </item>
    <item>
      <title>Re: Consecutive load operations results problem</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/Consecutive-load-operations-results-problem/m-p/848955#M2037</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;Is m1 a pointer to __m128i? In this case, adding 15 to m1 will point to m1 with an offset of size_of(__m128i)*15=16*15 Bytes. &lt;/P&gt;
&lt;P&gt;I think that the following is what you want:&lt;/P&gt;
&lt;P&gt;xm1 = _mm_loadu_si128((__m128i*) (((char*)m1)+16-1));&lt;/P&gt;
&lt;P&gt;&lt;/P&gt;
&lt;P&gt;Kind regards&lt;/P&gt;
&lt;P&gt;Thomas&lt;/P&gt;</description>
      <pubDate>Wed, 30 Jul 2008 10:46:17 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/Consecutive-load-operations-results-problem/m-p/848955#M2037</guid>
      <dc:creator>Thomas_W_Intel</dc:creator>
      <dc:date>2008-07-30T10:46:17Z</dc:date>
    </item>
    <item>
      <title>Re: Consecutive load operations results problem</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/Consecutive-load-operations-results-problem/m-p/848956#M2038</link>
      <description>&lt;P&gt;Hello Thomas,&lt;/P&gt;
&lt;P&gt; Thanks a lot for that insight..&lt;/P&gt;
&lt;P&gt;With Regards,&lt;/P&gt;
&lt;P&gt;Biplab&lt;/P&gt;</description>
      <pubDate>Wed, 30 Jul 2008 12:34:44 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/Consecutive-load-operations-results-problem/m-p/848956#M2038</guid>
      <dc:creator>biplabraut</dc:creator>
      <dc:date>2008-07-30T12:34:44Z</dc:date>
    </item>
  </channel>
</rss>

