<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: How to access Cache memory in Intel® ISA Extensions</title>
    <link>https://community.intel.com/t5/Intel-ISA-Extensions/How-to-access-Cache-memory/m-p/862993#M2203</link>
    <description>&lt;DIV style="margin:0px;"&gt;&lt;/DIV&gt;
&lt;BR /&gt;you can read/write cached data with windbg&lt;BR /&gt;its a debug tool from microsoft&lt;BR /&gt;but once you write to it it will become invalid and the proc will dump it and reload from system memory&lt;BR /&gt;</description>
    <pubDate>Thu, 29 Jan 2009 06:59:20 GMT</pubDate>
    <dc:creator>delacy__david</dc:creator>
    <dc:date>2009-01-29T06:59:20Z</dc:date>
    <item>
      <title>How to access Cache memory</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/How-to-access-Cache-memory/m-p/862990#M2200</link>
      <description>Hello All,&lt;BR /&gt; I need to access the CPU Cache memories (L1, L2, L3) for reading and writing into it. Can I do this? I think so far that Cache is made only for processor for spped up the operations. Is'nt it? I am calling the CPU intrinsic method _mm_prefetch interuction for this. whether I am on right track to get cache information or not. Please let me know As early as possible.&lt;BR /&gt;&lt;BR /&gt;Thanks in advance,&lt;BR /&gt;&lt;BR /&gt;regards,&lt;BR /&gt;Suraj</description>
      <pubDate>Mon, 19 Jan 2009 12:12:35 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/How-to-access-Cache-memory/m-p/862990#M2200</guid>
      <dc:creator>suraj_pune</dc:creator>
      <dc:date>2009-01-19T12:12:35Z</dc:date>
    </item>
    <item>
      <title>Re: How to access Cache memory</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/How-to-access-Cache-memory/m-p/862991#M2201</link>
      <description>&lt;DIV style="margin:0px;"&gt;
&lt;DIV id="quote_reply" style="margin-top: 5px; width: 100%;"&gt;
&lt;DIV style="margin-left:2px;margin-right:2px;"&gt;Quoting - &lt;A href="https://community.intel.com/en-us/profile/412246"&gt;suraj_pune&lt;/A&gt;&lt;/DIV&gt;
&lt;DIV style="background-color:#E5E5E5; padding:5px;border: 1px; border-style: inset;margin-left:2px;margin-right:2px;"&gt;&lt;EM&gt;Hello All,&lt;BR /&gt; I need to access the CPU Cache memories (L1, L2, L3) for reading and writing into it. Can I do this? I think so far that Cache is made only for processor for spped up the operations. Is'nt it? I am calling the CPU intrinsic method _mm_prefetch interuction for this. whether I am on right track to get cache information or not. Please let me know As early as possible.&lt;BR /&gt;&lt;BR /&gt;Thanks in advance,&lt;BR /&gt;&lt;BR /&gt;regards,&lt;BR /&gt;Suraj&lt;/EM&gt;&lt;/DIV&gt;
&lt;/DIV&gt;
&lt;/DIV&gt;
Hi.&lt;BR /&gt;&lt;BR /&gt;AFAIK from the information you are sharing, Cache memories(L1, L2, L3) data can be studied &amp;amp; known through Compiler propreitary IDE, if you have IDE of the Compiler you are using, you can check the datas flow and it's contents.&lt;BR /&gt;&lt;BR /&gt;Intel VTune which is a profiler doesgives ananalysis of Cache misses &amp;amp; it's performances.&lt;BR /&gt;&lt;BR /&gt;Plz do check your processor supports all caches(L1, L2 &amp;amp; L3 caches) or simply L1 &amp;amp; L2 caches.&lt;BR /&gt;&lt;BR /&gt;~BR</description>
      <pubDate>Mon, 19 Jan 2009 17:59:57 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/How-to-access-Cache-memory/m-p/862991#M2201</guid>
      <dc:creator>srimks</dc:creator>
      <dc:date>2009-01-19T17:59:57Z</dc:date>
    </item>
    <item>
      <title>Re: How to access Cache memory</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/How-to-access-Cache-memory/m-p/862992#M2202</link>
      <description>&lt;DIV style="margin:0px;"&gt;
&lt;DIV id="quote_reply" style="width: 100%; margin-top: 5px;"&gt;
&lt;DIV style="margin-left:2px;margin-right:2px;"&gt;Quoting - &lt;A href="https://community.intel.com/en-us/profile/412246"&gt;suraj_pune&lt;/A&gt;&lt;/DIV&gt;
&lt;DIV style="background-color:#E5E5E5; padding:5px;border: 1px; border-style: inset;margin-left:2px;margin-right:2px;"&gt;&lt;EM&gt;Hello All,&lt;BR /&gt; I need to access the CPU Cache memories (L1, L2, L3) for reading and writing into it. Can I do this? I think so far that Cache is made only for processor for spped up the operations. Is'nt it? I am calling the CPU intrinsic method _mm_prefetch interuction for this. whether I am on right track to get cache information or not. Please let me know As early as possible.&lt;BR /&gt;&lt;BR /&gt;Thanks in advance,&lt;BR /&gt;&lt;BR /&gt;regards,&lt;BR /&gt;Suraj &lt;/EM&gt;&lt;/DIV&gt;
&lt;/DIV&gt;
&lt;/DIV&gt;
&lt;BR /&gt;You cannot read or write cache contents explicitly because that would be a security risk and messing with data in such a way would actually decrease performance.&lt;BR /&gt;&lt;BR /&gt;As you concluded yourself, the cache is there only for the processor to speed up its operations. The best analogy would be your peripheral nervous system (autonomous part in particular) which controls your breathing to stay alive -- you can influence breathing to an extent, but you don't have direct and complete control over it.&lt;BR /&gt;&lt;BR /&gt;</description>
      <pubDate>Fri, 23 Jan 2009 04:21:23 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/How-to-access-Cache-memory/m-p/862992#M2202</guid>
      <dc:creator>levicki</dc:creator>
      <dc:date>2009-01-23T04:21:23Z</dc:date>
    </item>
    <item>
      <title>Re: How to access Cache memory</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/How-to-access-Cache-memory/m-p/862993#M2203</link>
      <description>&lt;DIV style="margin:0px;"&gt;&lt;/DIV&gt;
&lt;BR /&gt;you can read/write cached data with windbg&lt;BR /&gt;its a debug tool from microsoft&lt;BR /&gt;but once you write to it it will become invalid and the proc will dump it and reload from system memory&lt;BR /&gt;</description>
      <pubDate>Thu, 29 Jan 2009 06:59:20 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/How-to-access-Cache-memory/m-p/862993#M2203</guid>
      <dc:creator>delacy__david</dc:creator>
      <dc:date>2009-01-29T06:59:20Z</dc:date>
    </item>
  </channel>
</rss>

