<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>tema Re: How to access Cache memory en Intel® ISA Extensions</title>
    <link>https://community.intel.com/t5/Intel-ISA-Extensions/How-to-access-Cache-memory/m-p/863273#M2207</link>
    <description>&lt;DIV style="margin:0px;"&gt;
&lt;DIV id="quote_reply" style="margin-top: 5px; width: 100%;"&gt;
&lt;DIV style="margin-left:2px;margin-right:2px;"&gt;Quoting - &lt;A href="https://community.intel.com/en-us/profile/412246"&gt;suraj_pune&lt;/A&gt;&lt;/DIV&gt;
&lt;DIV style="background-color:#E5E5E5; padding:5px;border: 1px; border-style: inset;margin-left:2px;margin-right:2px;"&gt;&lt;EM&gt;Hello All,&lt;BR /&gt; I need to access the CPU Cache memories (L1, L2, L3) for reading and writing into it. Can I do this? I think so far that Cache is made only for processor for spped up the operations. Is'nt it? I am calling the CPU intrinsic method _mm_prefetch interuction for this. whether I am on right track to get cache information or not. Please let me know As early as possible.&lt;BR /&gt;&lt;BR /&gt;Thanks in advance,&lt;BR /&gt;&lt;BR /&gt;regards,&lt;BR /&gt;Suraj&lt;/EM&gt;&lt;/DIV&gt;
&lt;/DIV&gt;
&lt;/DIV&gt;
&lt;BR /&gt;if you write to the cpu cache it will become invalid and unload the data in the cache and reload the ram data&lt;BR /&gt;i think you want to use un-cached data&lt;BR /&gt;please say what you are trying to do because i seem to remember that writing to the cpu cache is wrong&lt;BR /&gt;</description>
    <pubDate>Wed, 25 Feb 2009 08:08:36 GMT</pubDate>
    <dc:creator>delacy__david</dc:creator>
    <dc:date>2009-02-25T08:08:36Z</dc:date>
    <item>
      <title>How to access Cache memory</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/How-to-access-Cache-memory/m-p/863272#M2206</link>
      <description>Hello All,&lt;BR /&gt; I need to access the CPU Cache memories (L1, L2, L3) for reading and writing into it. Can I do this? I think so far that Cache is made only for processor for spped up the operations. Is'nt it? I am calling the CPU intrinsic method _mm_prefetch interuction for this. whether I am on right track to get cache information or not. Please let me know As early as possible.&lt;BR /&gt;&lt;BR /&gt;Thanks in advance,&lt;BR /&gt;&lt;BR /&gt;regards,&lt;BR /&gt;Suraj</description>
      <pubDate>Mon, 19 Jan 2009 12:12:31 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/How-to-access-Cache-memory/m-p/863272#M2206</guid>
      <dc:creator>suraj_pune</dc:creator>
      <dc:date>2009-01-19T12:12:31Z</dc:date>
    </item>
    <item>
      <title>Re: How to access Cache memory</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/How-to-access-Cache-memory/m-p/863273#M2207</link>
      <description>&lt;DIV style="margin:0px;"&gt;
&lt;DIV id="quote_reply" style="margin-top: 5px; width: 100%;"&gt;
&lt;DIV style="margin-left:2px;margin-right:2px;"&gt;Quoting - &lt;A href="https://community.intel.com/en-us/profile/412246"&gt;suraj_pune&lt;/A&gt;&lt;/DIV&gt;
&lt;DIV style="background-color:#E5E5E5; padding:5px;border: 1px; border-style: inset;margin-left:2px;margin-right:2px;"&gt;&lt;EM&gt;Hello All,&lt;BR /&gt; I need to access the CPU Cache memories (L1, L2, L3) for reading and writing into it. Can I do this? I think so far that Cache is made only for processor for spped up the operations. Is'nt it? I am calling the CPU intrinsic method _mm_prefetch interuction for this. whether I am on right track to get cache information or not. Please let me know As early as possible.&lt;BR /&gt;&lt;BR /&gt;Thanks in advance,&lt;BR /&gt;&lt;BR /&gt;regards,&lt;BR /&gt;Suraj&lt;/EM&gt;&lt;/DIV&gt;
&lt;/DIV&gt;
&lt;/DIV&gt;
&lt;BR /&gt;if you write to the cpu cache it will become invalid and unload the data in the cache and reload the ram data&lt;BR /&gt;i think you want to use un-cached data&lt;BR /&gt;please say what you are trying to do because i seem to remember that writing to the cpu cache is wrong&lt;BR /&gt;</description>
      <pubDate>Wed, 25 Feb 2009 08:08:36 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/How-to-access-Cache-memory/m-p/863273#M2207</guid>
      <dc:creator>delacy__david</dc:creator>
      <dc:date>2009-02-25T08:08:36Z</dc:date>
    </item>
    <item>
      <title>Re: How to access Cache memory</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/How-to-access-Cache-memory/m-p/863274#M2208</link>
      <description>&lt;DIV style="margin:0px;"&gt;&lt;/DIV&gt;
The Intel compiler documentation includes some advice about use of explicit prefetch, as well as the opt-prefetch global compile option, and loop level prefetch pragmas. There are additional specialized options for IA64 (Itanium). All recent Xeon and AMD CPUs have effective hardware prefetch implementations, so the role of software prefetch is limited to situations not covered by the hardware, such as early new page fetches where the programmer knows the addresses in advance, possibly in situations where some of the hardware prefetch options are disabled. The compiler options cover single level indirection in a loop. CPUs which are no longer in production, such as P-III, Athlon32, P4, allowed for use of prefetch in ways which aren't useful for current and future CPUs, such as those for which this forum was started. So, as the other reply said, we can't guess if you are on the right track, without some information from you.&lt;BR /&gt;</description>
      <pubDate>Wed, 25 Feb 2009 13:32:14 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/How-to-access-Cache-memory/m-p/863274#M2208</guid>
      <dc:creator>TimP</dc:creator>
      <dc:date>2009-02-25T13:32:14Z</dc:date>
    </item>
  </channel>
</rss>

