<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Latency &amp; Throughput Reference: Display Model in Intel® ISA Extensions</title>
    <link>https://community.intel.com/t5/Intel-ISA-Extensions/Latency-Throughput-Reference-Display-Model/m-p/884496#M2547</link>
    <description>&lt;DIV style="margin:0px;"&gt;
&lt;DIV id="quote_reply" style="margin-top: 5px; width: 100%;"&gt;
&lt;DIV style="margin-left:2px;margin-right:2px;"&gt;Quoting - &lt;A href="https://community.intel.com/en-us/profile/407152"&gt;srimks&lt;/A&gt;&lt;/DIV&gt;
&lt;DIV style="background-color:#E5E5E5; padding:5px;border: 1px; border-style: inset;margin-left:2px;margin-right:2px;"&gt;&lt;EM&gt;Small doubt, am having, if I see "Intel 64 &amp;amp; IA-32 Achitecture Optimzation Reference Manual (Order#248966-018, Appendix C, Section C.3.1)". how can I infer the Display Model code for Intel Xeon 5345 processor.&lt;BR /&gt;&lt;BR /&gt;I am confused between statement "Processors bases on 65nm Intel Core microarchitecture are represented by 06_0FH." and statement followed by "Processors based onEnhancedIntel Core microarchitecture are represented by 06_17H and 06_1DH." to conclude anything for 5345.&lt;BR /&gt;&lt;BR /&gt;yeah, it does mention for Nehalem clearly in latter statement but not for 5345 series.&lt;BR /&gt;&lt;BR /&gt;Please clarify.&lt;BR /&gt;&lt;BR /&gt;~BR&lt;BR /&gt;Mukkaysh Srivastav&lt;/EM&gt;&lt;/DIV&gt;
&lt;/DIV&gt;
&lt;/DIV&gt;
&lt;BR /&gt;06_0FH would be the code for 5345 processor.&lt;BR /&gt;&lt;BR /&gt;-rama</description>
    <pubDate>Fri, 28 Aug 2009 04:31:56 GMT</pubDate>
    <dc:creator>RamaKishan_M_Intel</dc:creator>
    <dc:date>2009-08-28T04:31:56Z</dc:date>
    <item>
      <title>Latency &amp; Throughput Reference: Display Model</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/Latency-Throughput-Reference-Display-Model/m-p/884495#M2546</link>
      <description>Small doubt, am having, if I see "Intel 64 &amp;amp; IA-32 Achitecture Optimzation Reference Manual (Order#248966-018, Appendix C, Section C.3.1)". how can I infer the Display Model code for Intel Xeon 5345 processor.&lt;BR /&gt;&lt;BR /&gt;I am confused between statement "Processors bases on 65nm Intel Core microarchitecture are represented by 06_0FH." and statement followed by "Processors based onEnhancedIntel Core microarchitecture are represented by 06_17H and 06_1DH." to conclude anything for 5345.&lt;BR /&gt;&lt;BR /&gt;yeah, it does mention for Nehalem clearly in latter statement but not for 5345 series.&lt;BR /&gt;&lt;BR /&gt;Please clarify.&lt;BR /&gt;&lt;BR /&gt;~BR&lt;BR /&gt;Mukkaysh Srivastav</description>
      <pubDate>Fri, 28 Aug 2009 01:08:19 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/Latency-Throughput-Reference-Display-Model/m-p/884495#M2546</guid>
      <dc:creator>srimks</dc:creator>
      <dc:date>2009-08-28T01:08:19Z</dc:date>
    </item>
    <item>
      <title>Re: Latency &amp; Throughput Reference: Display Model</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/Latency-Throughput-Reference-Display-Model/m-p/884496#M2547</link>
      <description>&lt;DIV style="margin:0px;"&gt;
&lt;DIV id="quote_reply" style="margin-top: 5px; width: 100%;"&gt;
&lt;DIV style="margin-left:2px;margin-right:2px;"&gt;Quoting - &lt;A href="https://community.intel.com/en-us/profile/407152"&gt;srimks&lt;/A&gt;&lt;/DIV&gt;
&lt;DIV style="background-color:#E5E5E5; padding:5px;border: 1px; border-style: inset;margin-left:2px;margin-right:2px;"&gt;&lt;EM&gt;Small doubt, am having, if I see "Intel 64 &amp;amp; IA-32 Achitecture Optimzation Reference Manual (Order#248966-018, Appendix C, Section C.3.1)". how can I infer the Display Model code for Intel Xeon 5345 processor.&lt;BR /&gt;&lt;BR /&gt;I am confused between statement "Processors bases on 65nm Intel Core microarchitecture are represented by 06_0FH." and statement followed by "Processors based onEnhancedIntel Core microarchitecture are represented by 06_17H and 06_1DH." to conclude anything for 5345.&lt;BR /&gt;&lt;BR /&gt;yeah, it does mention for Nehalem clearly in latter statement but not for 5345 series.&lt;BR /&gt;&lt;BR /&gt;Please clarify.&lt;BR /&gt;&lt;BR /&gt;~BR&lt;BR /&gt;Mukkaysh Srivastav&lt;/EM&gt;&lt;/DIV&gt;
&lt;/DIV&gt;
&lt;/DIV&gt;
&lt;BR /&gt;06_0FH would be the code for 5345 processor.&lt;BR /&gt;&lt;BR /&gt;-rama</description>
      <pubDate>Fri, 28 Aug 2009 04:31:56 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/Latency-Throughput-Reference-Display-Model/m-p/884496#M2547</guid>
      <dc:creator>RamaKishan_M_Intel</dc:creator>
      <dc:date>2009-08-28T04:31:56Z</dc:date>
    </item>
    <item>
      <title>Re: Latency &amp; Throughput Reference: Display Model</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/Latency-Throughput-Reference-Display-Model/m-p/884497#M2548</link>
      <description>&lt;DIV style="margin:0px;"&gt;
&lt;DIV id="quote_reply" style="width: 100%; margin-top: 5px;"&gt;
&lt;DIV style="margin-left:2px;margin-right:2px;"&gt;Quoting - &lt;A href="https://community.intel.com/en-us/profile/410087"&gt;Rama Kishan Malladi (Intel)&lt;/A&gt;&lt;/DIV&gt;
&lt;DIV style="background-color:#E5E5E5; padding:5px;border: 1px; border-style: inset;margin-left:2px;margin-right:2px;"&gt;&lt;EM&gt; &lt;BR /&gt;06_0FH would be the code for 5345 processor.&lt;BR /&gt;&lt;BR /&gt;-rama&lt;/EM&gt;&lt;/DIV&gt;
&lt;/DIV&gt;
&lt;/DIV&gt;
Thanks, I had the same assumption but which processor you would call for "Processors based onEnhancedIntel Core microarchitecture are represented by 06_17H and 06_1DH." statement, any example. &lt;BR /&gt;&lt;BR /&gt;Having confusion between this two statements made to start this thread.&lt;BR /&gt;&lt;BR /&gt;~BR</description>
      <pubDate>Fri, 28 Aug 2009 04:49:29 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/Latency-Throughput-Reference-Display-Model/m-p/884497#M2548</guid>
      <dc:creator>srimks</dc:creator>
      <dc:date>2009-08-28T04:49:29Z</dc:date>
    </item>
    <item>
      <title>Re: Latency &amp; Throughput Reference: Display Model</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/Latency-Throughput-Reference-Display-Model/m-p/884498#M2549</link>
      <description>&lt;DIV style="margin:0px;"&gt;
&lt;DIV id="quote_reply" style="margin-top: 5px; width: 100%;"&gt;
&lt;DIV style="margin-left:2px;margin-right:2px;"&gt;Quoting - &lt;A href="https://community.intel.com/en-us/profile/407152"&gt;srimks&lt;/A&gt;&lt;/DIV&gt;
&lt;DIV style="background-color:#E5E5E5; padding:5px;border: 1px; border-style: inset;margin-left:2px;margin-right:2px;"&gt;&lt;EM&gt;Small doubt, am having, if I see "Intel 64 &amp;amp; IA-32 Achitecture Optimzation Reference Manual (Order#248966-018, Appendix C, Section C.3.1)". how can I infer the Display Model code for Intel Xeon 5345 processor.&lt;BR /&gt;&lt;BR /&gt;I am confused between statement "Processors bases on 65nm Intel Core microarchitecture are represented by 06_0FH." and statement followed by "Processors based onEnhancedIntel Core microarchitecture are represented by 06_17H and 06_1DH." to conclude anything for 5345.&lt;BR /&gt;&lt;BR /&gt;yeah, it does mention for Nehalem clearly in latter statement but not for 5345 series.&lt;BR /&gt;&lt;BR /&gt;Please clarify.&lt;BR /&gt;&lt;BR /&gt;~BR&lt;BR /&gt;Mukkaysh Srivastav&lt;/EM&gt;&lt;/DIV&gt;
&lt;/DIV&gt;
&lt;/DIV&gt;
&lt;BR /&gt;From what I understand, the 06_17H and 06_1DH are codes for the 45nm processors based on Intel Core Microarchitecture.&lt;BR /&gt;&lt;BR /&gt;Thanks&lt;BR /&gt;-Rama&lt;BR /&gt;</description>
      <pubDate>Fri, 28 Aug 2009 08:23:40 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/Latency-Throughput-Reference-Display-Model/m-p/884498#M2549</guid>
      <dc:creator>RamaKishan_M_Intel</dc:creator>
      <dc:date>2009-08-28T08:23:40Z</dc:date>
    </item>
  </channel>
</rss>

