<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic VEX encoding - 32bit and 64bit in Intel® ISA Extensions</title>
    <link>https://community.intel.com/t5/Intel-ISA-Extensions/VEX-encoding-32bit-and-64bit/m-p/918260#M2993</link>
    <description>&lt;P&gt;AVX instructions came along with the new VEX instruction encoding.&lt;/P&gt;
&lt;P&gt;Therefore one should compile with option /arch:AVX (or other depending on compiler). Are there any restrictions concerning 32bit or 64bit compilation?&lt;/P&gt;
&lt;P&gt;My real question is: Do I get the same performance of AVX compiled for 32 and 64 bit? Or is the VEX encoding only possible for 64 bit, for example? This would lead to transition penalties (SSE to AVX or vice versa) more often.&lt;/P&gt;
&lt;P&gt;I could not find a clear answer on this.&lt;/P&gt;</description>
    <pubDate>Fri, 18 Jan 2013 12:05:10 GMT</pubDate>
    <dc:creator>Christian_M_2</dc:creator>
    <dc:date>2013-01-18T12:05:10Z</dc:date>
    <item>
      <title>VEX encoding - 32bit and 64bit</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/VEX-encoding-32bit-and-64bit/m-p/918260#M2993</link>
      <description>&lt;P&gt;AVX instructions came along with the new VEX instruction encoding.&lt;/P&gt;
&lt;P&gt;Therefore one should compile with option /arch:AVX (or other depending on compiler). Are there any restrictions concerning 32bit or 64bit compilation?&lt;/P&gt;
&lt;P&gt;My real question is: Do I get the same performance of AVX compiled for 32 and 64 bit? Or is the VEX encoding only possible for 64 bit, for example? This would lead to transition penalties (SSE to AVX or vice versa) more often.&lt;/P&gt;
&lt;P&gt;I could not find a clear answer on this.&lt;/P&gt;</description>
      <pubDate>Fri, 18 Jan 2013 12:05:10 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/VEX-encoding-32bit-and-64bit/m-p/918260#M2993</guid>
      <dc:creator>Christian_M_2</dc:creator>
      <dc:date>2013-01-18T12:05:10Z</dc:date>
    </item>
    <item>
      <title>AVX transitions are handled</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/VEX-encoding-32bit-and-64bit/m-p/918261#M2994</link>
      <description>&lt;P&gt;AVX transitions are handled the same by 32- and 64-bit compilers.&amp;nbsp; The most likely difference between 32- and 64-bit mode, if you don't specify alignments, is in the better (but still not optimum) default alignments of 64-bit OS.&amp;nbsp; Even if you mix SSE and AVX intrinsics, current Intel compiler should attempt to deal with SSE to AVX transitions automatically.&amp;nbsp; You would have to code in asm if you really want to provoke transition stalls.&lt;/P&gt;</description>
      <pubDate>Fri, 18 Jan 2013 17:59:13 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/VEX-encoding-32bit-and-64bit/m-p/918261#M2994</guid>
      <dc:creator>TimP</dc:creator>
      <dc:date>2013-01-18T17:59:13Z</dc:date>
    </item>
    <item>
      <title>Thank you this information is</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/VEX-encoding-32bit-and-64bit/m-p/918262#M2995</link>
      <description>&lt;P&gt;Thank you this information is very valuable for me!&lt;/P&gt;</description>
      <pubDate>Sat, 19 Jan 2013 09:40:51 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/VEX-encoding-32bit-and-64bit/m-p/918262#M2995</guid>
      <dc:creator>Christian_M_2</dc:creator>
      <dc:date>2013-01-19T09:40:51Z</dc:date>
    </item>
  </channel>
</rss>

