<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic @berthou in Intel® ISA Extensions</title>
    <link>https://community.intel.com/t5/Intel-ISA-Extensions/asm-blocks/m-p/978367#M4609</link>
    <description>&lt;P&gt;@berthou&lt;/P&gt;

&lt;P&gt;Which function are you trying to compare?&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Sat, 12 Apr 2014 07:34:32 GMT</pubDate>
    <dc:creator>Bernard</dc:creator>
    <dc:date>2014-04-12T07:34:32Z</dc:date>
    <item>
      <title>asm blocks</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/asm-blocks/m-p/978363#M4605</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;

&lt;P&gt;I am writing AVX code inside asm blocks (don"t want to use avx intrinsics).&lt;/P&gt;

&lt;P&gt;A lot of gp registers are used and so they are mixed with the ones generated by the compiler and thus it is screwing the behavior of the code pretty fast.&lt;/P&gt;

&lt;P&gt;Is there an automatic or manual way to avoid these register overlaps ?&lt;/P&gt;

&lt;P&gt;Any link to documentation would be great.&lt;/P&gt;

&lt;P&gt;I would like also to use asm blocks in fortan with ifort, but didn't find the way yet.&lt;/P&gt;

&lt;P&gt;Thanks&lt;/P&gt;

&lt;P&gt;Vincent&lt;/P&gt;</description>
      <pubDate>Fri, 11 Apr 2014 16:02:37 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/asm-blocks/m-p/978363#M4605</guid>
      <dc:creator>berthou</dc:creator>
      <dc:date>2014-04-11T16:02:37Z</dc:date>
    </item>
    <item>
      <title> </title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/asm-blocks/m-p/978364#M4606</link>
      <description>&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;What are you trying to achieve?&lt;/P&gt;

&lt;P&gt;Usually asm block code will not be optimized by compiler.&lt;/P&gt;</description>
      <pubDate>Fri, 11 Apr 2014 17:22:52 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/asm-blocks/m-p/978364#M4606</guid>
      <dc:creator>Bernard</dc:creator>
      <dc:date>2014-04-11T17:22:52Z</dc:date>
    </item>
    <item>
      <title>I want to compare the</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/asm-blocks/m-p/978365#M4607</link>
      <description>&lt;P&gt;I want to compare the performance of compiler generated code vs handcoded assembly code from a FLOPS perspective. Just want to get an idea of the relative performance of both implementations for one function.&lt;/P&gt;

&lt;P&gt;The function is now implemented in AVX but this register 'overlap' issue makes it unusable. Heard of &lt;SPAN class="st"&gt;&lt;EM&gt;clobbered registers &lt;/EM&gt;but I'm not sure what it does, whether it might help me or not.&lt;/SPAN&gt;&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 11 Apr 2014 17:36:20 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/asm-blocks/m-p/978365#M4607</guid>
      <dc:creator>berthou</dc:creator>
      <dc:date>2014-04-11T17:36:20Z</dc:date>
    </item>
    <item>
      <title>The clobbered register list</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/asm-blocks/m-p/978366#M4608</link>
      <description>&lt;P&gt;The clobbered register list allows you to tell the compiler which registers are affected by your inline assembly code, so it doesn't assume that their values persist across it. This applies to Gnu-style inlined assembly. For more information, see Agner Fog&amp;nbsp;http://www.agner.org/optimize/optimizing_assembly.pdf, section 6.2. You should also look near the end of that document for information on how to measure code performance.&lt;/P&gt;</description>
      <pubDate>Fri, 11 Apr 2014 18:56:09 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/asm-blocks/m-p/978366#M4608</guid>
      <dc:creator>acctpurge_a_1</dc:creator>
      <dc:date>2014-04-11T18:56:09Z</dc:date>
    </item>
    <item>
      <title>@berthou</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/asm-blocks/m-p/978367#M4609</link>
      <description>&lt;P&gt;@berthou&lt;/P&gt;

&lt;P&gt;Which function are you trying to compare?&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Sat, 12 Apr 2014 07:34:32 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/asm-blocks/m-p/978367#M4609</guid>
      <dc:creator>Bernard</dc:creator>
      <dc:date>2014-04-12T07:34:32Z</dc:date>
    </item>
  </channel>
</rss>

