<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic So it took Intel about 1 year in Intel® ISA Extensions</title>
    <link>https://community.intel.com/t5/Intel-ISA-Extensions/State-of-AVX-512-on-Skylake-X/m-p/1143073#M6391</link>
    <description>&lt;P&gt;So it took Intel about 1 year to add the correct information of 2 AVX-512 FMA units for Skylake-X.&lt;BR /&gt;
	Congratulations !&lt;/P&gt;</description>
    <pubDate>Tue, 03 Jul 2018 11:07:00 GMT</pubDate>
    <dc:creator>jan_v_</dc:creator>
    <dc:date>2018-07-03T11:07:00Z</dc:date>
    <item>
      <title>State of AVX 512 on Skylake-X</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/State-of-AVX-512-on-Skylake-X/m-p/1143063#M6381</link>
      <description>&lt;P&gt;As has been stated on a number of &lt;A href="http://www.anandtech.com/show/11550/the-intel-skylakex-review-core-i9-7900x-i7-7820x-and-i7-7800x-tested/3"&gt;review sites&lt;/A&gt;, AVX 512 performance on the 6/8 core Skylake-X is compromised.&lt;BR /&gt;
	Only on the 10 core, the present hardware is fully enabled.&lt;BR /&gt;
	Would Intel be so kind as to provide in depth detail of what the performance difference means ?&lt;BR /&gt;
	From the vague information available it seems one of 2(3?) AVX 512 ports is disabled (port 5).&lt;BR /&gt;
	Can we get more detailed information, which ports are used for AVX 512 ?&lt;BR /&gt;
	What AVX 512 instructions can the ports execute, do they have 512-bit data paths to registers/cache ?&lt;BR /&gt;
	How is AVX 512 gather affected regarding the 6/8 core versus 10 core ?&lt;BR /&gt;
	A similar drawing as below for AVX2 would be appreciated.&lt;/P&gt;

&lt;P&gt;&lt;BR /&gt;
	&lt;span class="lia-inline-image-display-wrapper" image-alt="IMG0038528_1.jpg"&gt;&lt;img src="https://community.intel.com/t5/image/serverpage/image-id/9592iE6956AE1E16779A7/image-size/large?v=v2&amp;amp;px=999&amp;amp;whitelist-exif-data=Orientation%2CResolution%2COriginalDefaultFinalSize%2CCopyright" role="button" title="IMG0038528_1.jpg" alt="IMG0038528_1.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;&lt;BR /&gt;
	&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Sat, 08 Jul 2017 09:17:18 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/State-of-AVX-512-on-Skylake-X/m-p/1143063#M6381</guid>
      <dc:creator>jan_v_</dc:creator>
      <dc:date>2017-07-08T09:17:18Z</dc:date>
    </item>
    <item>
      <title>I'm not an Intel</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/State-of-AVX-512-on-Skylake-X/m-p/1143064#M6382</link>
      <description>&lt;P&gt;I'm not an Intel representative, but this is how I understand the article. The 6- and 8-core models have one of the two FMA units disabled (the one connected to Port 5), thus FMA instructions only having half the throughput of the 10-core model. One 512-bit register contains 8 DP FP elements, so from the article it follows that&amp;nbsp;FMA instructions have reciprocal throughput of 0.5&amp;nbsp;on 6- and 8-core models and 0.25 on the 10-core model.&lt;/P&gt;

&lt;P&gt;Ports 0, 1 and 5 are all enabled on all Skylake-X CPU models. Ports 0 and 1 are used for most 256-bit vector instructions and can fuse together to issue a 512-bit vector instruction (i.e. to execute the same 256-bit instruction on the two 256-bit lanes). Port 5 is 512-bit and can also issue 512-bit vector instructions. It is additionally used for cross-lane operations, such as shuffles. On the 10-core CPU its is also used for the second FMA unit.&lt;/P&gt;

&lt;P&gt;Apparently, what follows from this is that most of the 512-bit instructions should have at most the 2/3 throughput compared to the corresponding 256-bit counterparts. But I have not seen any numbers yet to confirm that.&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 10 Jul 2017 13:12:12 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/State-of-AVX-512-on-Skylake-X/m-p/1143064#M6382</guid>
      <dc:creator>andysem</dc:creator>
      <dc:date>2017-07-10T13:12:12Z</dc:date>
    </item>
    <item>
      <title>Some people that have bought</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/State-of-AVX-512-on-Skylake-X/m-p/1143065#M6383</link>
      <description>&lt;P&gt;Some people that have bought the 7800x now claim, based on benchmarks, both FMA 512 units are enabled on the 6 core.&lt;BR /&gt;
	Can somebody from Intel please confirm this ?&lt;BR /&gt;
	&amp;nbsp;&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 12 Jul 2017 10:34:00 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/State-of-AVX-512-on-Skylake-X/m-p/1143065#M6383</guid>
      <dc:creator>jan_v_</dc:creator>
      <dc:date>2017-07-12T10:34:00Z</dc:date>
    </item>
    <item>
      <title>Got myself a 7820X.</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/State-of-AVX-512-on-Skylake-X/m-p/1143066#M6384</link>
      <description>&lt;P&gt;Got myself a 7820X.&lt;BR /&gt;
	I can confirm it has both FMAs enabled in AVX 512.&lt;BR /&gt;
	Thanks for the clear communication Intel !&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 27 Jul 2017 09:48:21 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/State-of-AVX-512-on-Skylake-X/m-p/1143066#M6384</guid>
      <dc:creator>jan_v_</dc:creator>
      <dc:date>2017-07-27T09:48:21Z</dc:date>
    </item>
    <item>
      <title>Fortunately this information</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/State-of-AVX-512-on-Skylake-X/m-p/1143067#M6385</link>
      <description>&lt;P&gt;Fortunately this information is included in the Intel ARK entries for the server parts.&amp;nbsp; For example, the Xeon Platinum 8160 description at &lt;A href="https://ark.intel.com/products/120501/Intel-Xeon-Platinum-8160-Processor-33M-Cache-2_10-GHz" target="_blank"&gt;https://ark.intel.com/products/120501/Intel-Xeon-Platinum-8160-Processor-33M-Cache-2_10-GHz&lt;/A&gt; includes&lt;/P&gt;

&lt;BLOCKQUOTE&gt;
	&lt;P&gt;# of AVX-512 FMA Units&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 2&lt;/P&gt;
&lt;/BLOCKQUOTE&gt;

&lt;P&gt;This is the correct answer for this processor.&amp;nbsp;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;In general, the Platinum series processors and the Gold 6000 series processors all have 2 FMA units, and the other processors have 1 FMA unit.&amp;nbsp; I know of at least one exception -- the Gold 5122 has 2 FMA units.&amp;nbsp;&amp;nbsp; I don't know if there are other exceptions -- there are 58 processor models and the number of FMA units is not a field that can be used with the advanced search function.&lt;/P&gt;</description>
      <pubDate>Thu, 27 Jul 2017 17:58:49 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/State-of-AVX-512-on-Skylake-X/m-p/1143067#M6385</guid>
      <dc:creator>McCalpinJohn</dc:creator>
      <dc:date>2017-07-27T17:58:49Z</dc:date>
    </item>
    <item>
      <title>Thanks for the update Jan.</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/State-of-AVX-512-on-Skylake-X/m-p/1143068#M6386</link>
      <description>&lt;P&gt;Thanks for the update Jan. Wish Intel would respond, more information would be nice.&lt;/P&gt;</description>
      <pubDate>Fri, 28 Jul 2017 00:39:43 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/State-of-AVX-512-on-Skylake-X/m-p/1143068#M6386</guid>
      <dc:creator>TAcco1</dc:creator>
      <dc:date>2017-07-28T00:39:43Z</dc:date>
    </item>
    <item>
      <title>In case you have one of those</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/State-of-AVX-512-on-Skylake-X/m-p/1143069#M6387</link>
      <description>&lt;P&gt;In case you have one of those Skylake-X processors, and want to find out if it has 2 AVX 512 FMAs.&lt;BR /&gt;
	Here a &lt;A href="http://users.skynet.be/fquake/Mandel_AVX512.zip"&gt;real time AVX2 / AVX512 / GPU Julia/Mandelbrot zoomer&lt;/A&gt;:&lt;BR /&gt;
	All computations done with double precision. Very much optimized with FMA computations and multi-threading.&lt;BR /&gt;
	You can switch from AVX512 to AVX2. If you notice a big difference in frames per second you can assume to have 2 AVX512 FMAs&lt;BR /&gt;
	Computation speed is up to 60 FPS at 4K resolution on an 8 core running at 4 Ghz using AVX512.&lt;/P&gt;</description>
      <pubDate>Wed, 02 Aug 2017 11:57:00 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/State-of-AVX-512-on-Skylake-X/m-p/1143069#M6387</guid>
      <dc:creator>jan_v_</dc:creator>
      <dc:date>2017-08-02T11:57:00Z</dc:date>
    </item>
    <item>
      <title>As John already indicated,</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/State-of-AVX-512-on-Skylake-X/m-p/1143070#M6388</link>
      <description>&lt;P&gt;As John already indicated, the AVX-512 unit count is provided for all of the parts enumerated on&amp;nbsp;https://ark.intel.com/products/series/125191/Intel-Xeon-Scalable-Processors.&lt;/P&gt;</description>
      <pubDate>Wed, 06 Sep 2017 12:56:02 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/State-of-AVX-512-on-Skylake-X/m-p/1143070#M6388</guid>
      <dc:creator>Jeffrey_H_Intel</dc:creator>
      <dc:date>2017-09-06T12:56:02Z</dc:date>
    </item>
    <item>
      <title>Information about Xeon is</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/State-of-AVX-512-on-Skylake-X/m-p/1143071#M6389</link>
      <description>&lt;P&gt;Information about Xeon is totally useless if the question is about information for Skylake-X.&lt;BR /&gt;
	&lt;A href="http://ark.intel.com/products/123767/Intel-Core-i7-7820X-X-series-Processor-11M-Cache-up-to-4_30-GHz" target="_blank"&gt;http://ark.intel.com/products/123767/Intel-Core-i7-7820X-X-series-Processor-11M-Cache-up-to-4_30-GHz&lt;/A&gt;&lt;BR /&gt;
	No information about nr AVX 512 units for Skylake-X as you can see.&lt;/P&gt;</description>
      <pubDate>Thu, 07 Sep 2017 16:02:27 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/State-of-AVX-512-on-Skylake-X/m-p/1143071#M6389</guid>
      <dc:creator>jan_v_</dc:creator>
      <dc:date>2017-09-07T16:02:27Z</dc:date>
    </item>
    <item>
      <title>See https://ark.intel.com</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/State-of-AVX-512-on-Skylake-X/m-p/1143072#M6390</link>
      <description>&lt;P&gt;&lt;SPAN style="font-size: 13.008px;"&gt;See &lt;A href="https://ark.intel.com/compare/126699,126697,126240,126695,123613,123767,123589" target="_blank"&gt;https://ark.intel.com/compare/126699,126697,126240,126695,123613,123767,123589&lt;/A&gt; for Skylake X-series information.&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Mon, 02 Jul 2018 23:52:58 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/State-of-AVX-512-on-Skylake-X/m-p/1143072#M6390</guid>
      <dc:creator>Jeffrey_H_Intel</dc:creator>
      <dc:date>2018-07-02T23:52:58Z</dc:date>
    </item>
    <item>
      <title>So it took Intel about 1 year</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/State-of-AVX-512-on-Skylake-X/m-p/1143073#M6391</link>
      <description>&lt;P&gt;So it took Intel about 1 year to add the correct information of 2 AVX-512 FMA units for Skylake-X.&lt;BR /&gt;
	Congratulations !&lt;/P&gt;</description>
      <pubDate>Tue, 03 Jul 2018 11:07:00 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/State-of-AVX-512-on-Skylake-X/m-p/1143073#M6391</guid>
      <dc:creator>jan_v_</dc:creator>
      <dc:date>2018-07-03T11:07:00Z</dc:date>
    </item>
  </channel>
</rss>

