<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: SDE(9.7.0 external)  could not capture AVX512-SSE transition event in Intel® ISA Extensions</title>
    <link>https://community.intel.com/t5/Intel-ISA-Extensions/SDE-9-7-0-external-could-not-capture-AVX512-SSE-transition-event/m-p/1415602#M6974</link>
    <description>&lt;P&gt;The AVX-SSE transition checker was developed at the Intel AVX time frame (before AVX-512) and was never updated to support also Intel AVX-512 instructions. We will check the option of adding this support.&lt;/P&gt;</description>
    <pubDate>Mon, 19 Sep 2022 10:58:56 GMT</pubDate>
    <dc:creator>AdyT_Intel</dc:creator>
    <dc:date>2022-09-19T10:58:56Z</dc:date>
    <item>
      <title>SDE(9.7.0 external)  could not capture AVX512-SSE transition event</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/SDE-9-7-0-external-could-not-capture-AVX512-SSE-transition-event/m-p/1415589#M6973</link>
      <description>&lt;P&gt;Got the message that for CPU shifting from AVX/AVX512 power lane to SSE power lane, if there is no 'vzeroupper' instruction invoked, a very long (tens of cycles) penalty will generated.&amp;nbsp; With my simple test code,&amp;nbsp; I found the AVX512 to SSE transition could not be captured by SDE9.7.0, but it could be recognized by emon. Please have an investigation.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Huaqiang&lt;/P&gt;
&lt;P&gt;Thanks.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;My test code:&lt;/P&gt;
&lt;P&gt;// ---- test code -----&lt;/P&gt;
&lt;P&gt;int main(){ &lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;std::cout &amp;lt;&amp;lt; "AVX-SSE Penalty" &amp;lt;&amp;lt; std::endl; &lt;BR /&gt;&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;asm("vzeroupper"); &lt;BR /&gt;&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;// AVX512 -&amp;gt; SSE -&amp;gt; AVX512 &lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;asm("vbroadcastsd (%rbp), %zmm0"); &lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;asm("movq &amp;nbsp;%rax, %xmm8"); &lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;asm("vbroadcastsd (%rbp), %zmm0"); &lt;BR /&gt;&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;asm("vzeroupper");&lt;/P&gt;
&lt;P&gt;&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;return 0; &lt;BR /&gt;}&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;---- EMON Test Result: ----&amp;nbsp;&lt;/P&gt;
&lt;P&gt;2 ASSISTS.SSE_AVX_MIX event captured&lt;/P&gt;
&lt;P&gt;ASSISTS.SSE_AVX_MIX also reports the event for AVX512-SSE transition.&lt;/P&gt;
&lt;P&gt;(base) [root@host avx-sse]# emon -C "ASSISTS.SSE_AVX_MIX" /bin/taskset -c 1 ./ast-penalty&lt;/P&gt;
&lt;P&gt;AVX-SSE Penalty &lt;BR /&gt;Version Info: V11.34 &amp;nbsp;(May &amp;nbsp;1 2022 at 22:02:55) Intel(R) Xeon(R) Processor code named Sapphirerapids M:143 S:3 &lt;BR /&gt;&lt;BR /&gt;ASSISTS.SSE_AVX_MIX &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;5,700,234,584 &amp;nbsp;&amp;nbsp;0 &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;2 &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;0 &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;0 &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;0 &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;0 &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;0 &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;0 &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;0 &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;0 &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;0&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;---- Sde64 result ----&lt;/P&gt;
&lt;P&gt;[No AVX-SSE transition found]&lt;/P&gt;
&lt;P&gt;(base) [root@host avx-sse]# sde64 -ast -- ./ast-penalty &lt;BR /&gt;AVX-SSE Penalty&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;BR /&gt;(base) [root@host avx-sse]# tail -n 10 sde-avx-sse-transition-out.txt &amp;nbsp;&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;Block &amp;nbsp;&amp;nbsp;Transition &amp;nbsp;&amp;nbsp;Transition &amp;nbsp;&amp;nbsp;Icount Executions &amp;nbsp;&amp;nbsp;Icount &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;Block &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;Block &amp;nbsp;&lt;BR /&gt;================ ============ ============ ======== ========== ======== ================ ================ &amp;nbsp;&lt;BR /&gt;# SUMMARY &amp;nbsp;&lt;BR /&gt;# AVX_to_SSE_transition_instances: &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;0 &lt;BR /&gt;# SSE_to_AVX_transition_instances: &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;0 &lt;BR /&gt;# Dynamic_insts: &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;2803115 &lt;BR /&gt;# AVX_to_SSE_instances/instruction: &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;0.0000 &lt;BR /&gt;# SSE_to_AVX_instances/instruction: &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;0.0000 &lt;BR /&gt;# AVX_to_SSE_instances/100instructions: &amp;nbsp;&amp;nbsp;0.0000 &lt;BR /&gt;# SSE_to_AVX_instances/100instructions: &amp;nbsp;&amp;nbsp;0.0000&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 19 Sep 2022 09:41:56 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/SDE-9-7-0-external-could-not-capture-AVX512-SSE-transition-event/m-p/1415589#M6973</guid>
      <dc:creator>Huaqiang_W_Intel</dc:creator>
      <dc:date>2022-09-19T09:41:56Z</dc:date>
    </item>
    <item>
      <title>Re: SDE(9.7.0 external)  could not capture AVX512-SSE transition event</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/SDE-9-7-0-external-could-not-capture-AVX512-SSE-transition-event/m-p/1415602#M6974</link>
      <description>&lt;P&gt;The AVX-SSE transition checker was developed at the Intel AVX time frame (before AVX-512) and was never updated to support also Intel AVX-512 instructions. We will check the option of adding this support.&lt;/P&gt;</description>
      <pubDate>Mon, 19 Sep 2022 10:58:56 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/SDE-9-7-0-external-could-not-capture-AVX512-SSE-transition-event/m-p/1415602#M6974</guid>
      <dc:creator>AdyT_Intel</dc:creator>
      <dc:date>2022-09-19T10:58:56Z</dc:date>
    </item>
    <item>
      <title>Re: SDE(9.7.0 external)  could not capture AVX512-SSE transition event</title>
      <link>https://community.intel.com/t5/Intel-ISA-Extensions/SDE-9-7-0-external-could-not-capture-AVX512-SSE-transition-event/m-p/1415632#M6975</link>
      <description>&lt;P&gt;SDE and the Pintool are a great tools, very like to use it. Thanks your team for bringing them out! Hope to have new feature also!&lt;/P&gt;</description>
      <pubDate>Mon, 19 Sep 2022 13:29:25 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-ISA-Extensions/SDE-9-7-0-external-could-not-capture-AVX512-SSE-transition-event/m-p/1415632#M6975</guid>
      <dc:creator>Huaqiang_W_Intel</dc:creator>
      <dc:date>2022-09-19T13:29:25Z</dc:date>
    </item>
  </channel>
</rss>

