<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic cache L1 size in Intel® Moderncode for Parallel Architectures</title>
    <link>https://community.intel.com/t5/Intel-Moderncode-for-Parallel/cache-L1-size/m-p/822875#M1282</link>
    <description>Hi, &lt;BR /&gt;Thanks for the last commands to help me to know every thing about my hardware, but, it seemly that is impossible to know cache L1 size by those commands. I'used before sending those e_mails cpuinfo, but it gives me only cache L2 size.&lt;BR /&gt;Please help me, i want to know tne sizes of cache L1 for this architecture:&lt;BR /&gt;IntelPentiumDual CPU T2310@1.46Ghz&lt;BR /&gt;Intel Pentium Dual CPU E2180 @ 2.00GHz 1.80GHz&lt;BR /&gt;&lt;BR /&gt;Thanks a lot, it is very urgent!!!!!!!!!!!!!!!!!!</description>
    <pubDate>Mon, 10 May 2010 20:32:48 GMT</pubDate>
    <dc:creator>sammoura</dc:creator>
    <dc:date>2010-05-10T20:32:48Z</dc:date>
    <item>
      <title>cache L1 size</title>
      <link>https://community.intel.com/t5/Intel-Moderncode-for-Parallel/cache-L1-size/m-p/822875#M1282</link>
      <description>Hi, &lt;BR /&gt;Thanks for the last commands to help me to know every thing about my hardware, but, it seemly that is impossible to know cache L1 size by those commands. I'used before sending those e_mails cpuinfo, but it gives me only cache L2 size.&lt;BR /&gt;Please help me, i want to know tne sizes of cache L1 for this architecture:&lt;BR /&gt;IntelPentiumDual CPU T2310@1.46Ghz&lt;BR /&gt;Intel Pentium Dual CPU E2180 @ 2.00GHz 1.80GHz&lt;BR /&gt;&lt;BR /&gt;Thanks a lot, it is very urgent!!!!!!!!!!!!!!!!!!</description>
      <pubDate>Mon, 10 May 2010 20:32:48 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Moderncode-for-Parallel/cache-L1-size/m-p/822875#M1282</guid>
      <dc:creator>sammoura</dc:creator>
      <dc:date>2010-05-10T20:32:48Z</dc:date>
    </item>
    <item>
      <title>cache L1 size</title>
      <link>https://community.intel.com/t5/Intel-Moderncode-for-Parallel/cache-L1-size/m-p/822876#M1283</link>
      <description>Both of these systems have 2 x 32kb L1 caches.</description>
      <pubDate>Tue, 11 May 2010 12:30:56 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Moderncode-for-Parallel/cache-L1-size/m-p/822876#M1283</guid>
      <dc:creator>Tudor</dc:creator>
      <dc:date>2010-05-11T12:30:56Z</dc:date>
    </item>
    <item>
      <title>cache L1 size</title>
      <link>https://community.intel.com/t5/Intel-Moderncode-for-Parallel/cache-L1-size/m-p/822877#M1284</link>
      <description>The L1 cache is a piece of hardware, not software. It is small but fast memory inside the processor that keeps a copy of some parts of the main memory for faster access.Caches have been part of the processor design for some decades now. There are several levels of caches and thefirst level is referred to as"Level 1" or L1 for short.</description>
      <pubDate>Fri, 14 May 2010 13:41:58 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Moderncode-for-Parallel/cache-L1-size/m-p/822877#M1284</guid>
      <dc:creator>Thomas_W_Intel</dc:creator>
      <dc:date>2010-05-14T13:41:58Z</dc:date>
    </item>
    <item>
      <title>cache L1 size</title>
      <link>https://community.intel.com/t5/Intel-Moderncode-for-Parallel/cache-L1-size/m-p/822878#M1285</link>
      <description>&lt;P&gt;For both the systems, size of L1 Cache is - &lt;BR /&gt; L1 Cache - 256-bit data path, Full Speed&lt;BR /&gt; L1 Data Cache - 32 KB data cache, Integrated&lt;BR /&gt;L1 Instruction Cache - 32 KB instruction cache, Integrated&lt;BR /&gt;&lt;BR /&gt;L1, "Level1" orprimary cache, is used for temporary storage of instructions and data organised in blocks of 32 bytes. Because it's built in to the chip with a zero wait-state (delay) interface to the processor's execution unit, it is limited in size. &lt;BR /&gt;Itkeeps most frequently used instructions with L2 holding the next most likely needed bits of data.&lt;BR /&gt;&lt;BR /&gt;Enjoy! :)&lt;/P&gt;</description>
      <pubDate>Thu, 20 May 2010 07:47:12 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Moderncode-for-Parallel/cache-L1-size/m-p/822878#M1285</guid>
      <dc:creator>AjayGupta</dc:creator>
      <dc:date>2010-05-20T07:47:12Z</dc:date>
    </item>
  </channel>
</rss>

