https://community.intel.com/t5/Intel-Moderncode-for-Parallel/Cache-coherency-protocol/m-p/823826#M1313 I am interested to know some information regarding the cache cohency protocol used in Intel q9550(Yorkfield) and Harpertown machines, for example, which protocol is used, overhead of the cache coherency (snooping, invalidation) operations. I have looked up in the Internet, but did not get these specific details. I will be thankful if anyone can give any insight.<BR /><BR />Thanks,<BR />Tanima. Fri, 14 Jan 2011 05:25:21 GMT tanima_dey 2011-01-14T05:25:21Z https://community.intel.com/t5/Intel-Moderncode-for-Parallel/Cache-coherency-protocol/m-p/823826#M1313 I am interested to know some information regarding the cache cohency protocol used in Intel q9550(Yorkfield) and Harpertown machines, for example, which protocol is used, overhead of the cache coherency (snooping, invalidation) operations. I have looked up in the Internet, but did not get these specific details. I will be thankful if anyone can give any insight.<BR /><BR />Thanks,<BR />Tanima. Fri, 14 Jan 2011 05:25:21 GMT https://community.intel.com/t5/Intel-Moderncode-for-Parallel/Cache-coherency-protocol/m-p/823826#M1313 tanima_dey 2011-01-14T05:25:21Z https://community.intel.com/t5/Intel-Moderncode-for-Parallel/Cache-coherency-protocol/m-p/823827#M1314 Tanima,<BR /><BR />Often the documentation you need is hard to find. Intel needs to extend some effort in cataloging their documentation (and making the catalog easy to find).<BR /><BR />Lacking that, use Google, enter in the search phrase<BR /><BR /> Architectures Optimization site:intel.com<BR /><BR />The top item in my search is a .PDF document titled:<BR /><BR /><P> Intel 64 and IA-32 Architectures Optimization Reference Manual</P><P> Order Number: 248966-023</P><P> January 2011<BR /><BR />Chapter 2.2.4 should get you started.<BR /><BR />Once you get familiar with how to locate the correct document (where to find, how to search), then you will be able to find the answers to your questions.<BR /><BR />Jim Dempsey</P> Thu, 20 Jan 2011 23:29:20 GMT https://community.intel.com/t5/Intel-Moderncode-for-Parallel/Cache-coherency-protocol/m-p/823827#M1314 jimdempseyatthecove 2011-01-20T23:29:20Z