<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic On typical numa platforms, in Intel® Moderncode for Parallel Architectures</title>
    <link>https://community.intel.com/t5/Intel-Moderncode-for-Parallel/Memory-access-pattern-for-threads/m-p/1018155#M6604</link>
    <description>&lt;P&gt;On typical numa platforms, including Xeon multi socket since introduction of qpi, additional cycles are spent on remote access.&lt;/P&gt;</description>
    <pubDate>Thu, 28 May 2015 13:30:55 GMT</pubDate>
    <dc:creator>TimP</dc:creator>
    <dc:date>2015-05-28T13:30:55Z</dc:date>
    <item>
      <title>Memory access pattern for threads</title>
      <link>https://community.intel.com/t5/Intel-Moderncode-for-Parallel/Memory-access-pattern-for-threads/m-p/1018154#M6603</link>
      <description>&lt;P&gt;&lt;SPAN style="font-size: 1em; line-height: 1.5;"&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; I've one basic question on threads memory access pattern. Suppose the computer/system/node has two sockets, each socket has its own block of memory(shared among two sockets), each socket has 4 cores. If there are two threads running(forked from a single process, may be pthreads/openmp threads), and thread 1 is on socket 1 and thread 2 on socket 2. If thread 1 tries to access data from socket 2's block of memory, then whether access time for this is same as accessing the data from its own block of memory or different?&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Thu, 28 May 2015 10:52:50 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Moderncode-for-Parallel/Memory-access-pattern-for-threads/m-p/1018154#M6603</guid>
      <dc:creator>Sangamesh_B_</dc:creator>
      <dc:date>2015-05-28T10:52:50Z</dc:date>
    </item>
    <item>
      <title>On typical numa platforms,</title>
      <link>https://community.intel.com/t5/Intel-Moderncode-for-Parallel/Memory-access-pattern-for-threads/m-p/1018155#M6604</link>
      <description>&lt;P&gt;On typical numa platforms, including Xeon multi socket since introduction of qpi, additional cycles are spent on remote access.&lt;/P&gt;</description>
      <pubDate>Thu, 28 May 2015 13:30:55 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Moderncode-for-Parallel/Memory-access-pattern-for-threads/m-p/1018155#M6604</guid>
      <dc:creator>TimP</dc:creator>
      <dc:date>2015-05-28T13:30:55Z</dc:date>
    </item>
  </channel>
</rss>

