<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic What a life saver! thank. in Intel® Moderncode for Parallel Architectures</title>
    <link>https://community.intel.com/t5/Intel-Moderncode-for-Parallel/Porting-CPU-code-to-Xeon-Phi/m-p/1094980#M7247</link>
    <description>&lt;P&gt;What a life saver! thank. Glad I asked.&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Thu, 29 Sep 2016 06:23:05 GMT</pubDate>
    <dc:creator>Hannes_Z_</dc:creator>
    <dc:date>2016-09-29T06:23:05Z</dc:date>
    <item>
      <title>Porting CPU code to Xeon Phi</title>
      <link>https://community.intel.com/t5/Intel-Moderncode-for-Parallel/Porting-CPU-code-to-Xeon-Phi/m-p/1094978#M7245</link>
      <description>&lt;P&gt;I &amp;nbsp;make use of an open source CPU-based programme that is designed to use&amp;nbsp; Intel® AES-NI more spesficly aeskeygenassist instruction. The program runs on Linux and is compiled for every system it runs on.It detects the number of cores are on the CPU and utilise that. So far I have run it from anything I3 to Dual Xeon Xeon e5-2699. it is multi-threaded&amp;nbsp;and scales well based on the hardware. &amp;nbsp;&lt;/P&gt;

&lt;P&gt;&lt;SPAN style="font-size: 1em;"&gt;We are looking to use a server that has &lt;/SPAN&gt;&lt;SPAN style="font-size: 1em;"&gt;several&amp;nbsp;Xeon Phi installed but as it is nearly impossible to get a demo unit in South Africa it is a big risk to invest just to see if it would work.&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;

&lt;P&gt;I know nothing is trivial&amp;nbsp;on Linux but is it possible someone can confirm that my logic is correct for the approach&amp;nbsp;I am suggesting? &amp;nbsp;&lt;/P&gt;

&lt;P&gt;The system will have 6 Xeon Phi 5110P running on Ubuntu&lt;/P&gt;

&lt;P&gt;Can we write a script that would SSH into each and copy the relevant repositories over, compile the code and run them?&amp;nbsp;&lt;/P&gt;

&lt;P&gt;I am assuming the following;&lt;/P&gt;

&lt;P&gt;1. some network setup will be required to let each of the&amp;nbsp;&lt;SPAN style="background-color: rgb(245, 246, 245);"&gt;Xeon Phi&lt;/SPAN&gt;&lt;SPAN style="background-color: rgb(245, 246, 245);"&gt;&amp;nbsp;see the internet.&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;

&lt;P&gt;&lt;SPAN style="background-color: rgb(245, 246, 245);"&gt;2. The&amp;nbsp;&lt;/SPAN&gt;repositories&lt;SPAN style="background-color: rgb(245, 246, 245);"&gt;&amp;nbsp;will run on the Phi Linux.&lt;/SPAN&gt;&lt;/P&gt;

&lt;P&gt;3. The code will not be needed to change the native&amp;nbsp;environment&amp;nbsp;is Linux&amp;nbsp;and hardware is handled by the Phi Linux&amp;nbsp;&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 28 Sep 2016 08:59:45 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Moderncode-for-Parallel/Porting-CPU-code-to-Xeon-Phi/m-p/1094978#M7245</guid>
      <dc:creator>Hannes_Z_</dc:creator>
      <dc:date>2016-09-28T08:59:45Z</dc:date>
    </item>
    <item>
      <title>See: https://software.intel</title>
      <link>https://community.intel.com/t5/Intel-Moderncode-for-Parallel/Porting-CPU-code-to-Xeon-Phi/m-p/1094979#M7246</link>
      <description>&lt;P&gt;See: &lt;A href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#=undefined&amp;amp;cats=Cryptography&amp;amp;expand=206"&gt;https://software.intel.com/sites/landingpage/IntrinsicsGuide/#=undefined&amp;amp;cats=Cryptography&amp;amp;expand=206&lt;/A&gt;&lt;/P&gt;

&lt;P&gt;You will find that Xeon Phi &amp;nbsp;KNC (e.g. 5110P) does not support the aeskeygenassist instruction (_mm_aeskeygenassist_si128 intrinsic).&lt;/P&gt;

&lt;P&gt;KNL might support this instruction, but the above intrinsic guide does not&amp;nbsp;indicate this.&lt;/P&gt;

&lt;P&gt;Jim Dempsey&lt;/P&gt;</description>
      <pubDate>Wed, 28 Sep 2016 19:01:59 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Moderncode-for-Parallel/Porting-CPU-code-to-Xeon-Phi/m-p/1094979#M7246</guid>
      <dc:creator>jimdempseyatthecove</dc:creator>
      <dc:date>2016-09-28T19:01:59Z</dc:date>
    </item>
    <item>
      <title>What a life saver! thank.</title>
      <link>https://community.intel.com/t5/Intel-Moderncode-for-Parallel/Porting-CPU-code-to-Xeon-Phi/m-p/1094980#M7247</link>
      <description>&lt;P&gt;What a life saver! thank. Glad I asked.&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 29 Sep 2016 06:23:05 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Moderncode-for-Parallel/Porting-CPU-code-to-Xeon-Phi/m-p/1094980#M7247</guid>
      <dc:creator>Hannes_Z_</dc:creator>
      <dc:date>2016-09-29T06:23:05Z</dc:date>
    </item>
    <item>
      <title>The 7290 shows it supports</title>
      <link>https://community.intel.com/t5/Intel-Moderncode-for-Parallel/Porting-CPU-code-to-Xeon-Phi/m-p/1094981#M7248</link>
      <description>&lt;P&gt;The&amp;nbsp;&lt;A href="http://ark.intel.com/products/95830/Intel-Xeon-Phi-Processor-7290-16GB-1_50-GHz-72-core" style="color: rgb(0, 113, 197); text-decoration: underline; cursor: pointer; font-family: intel-clear, tahoma, helvetica, sans-serif; font-size: 12.8px; text-align: center;"&gt;7290&lt;/A&gt;&amp;nbsp;shows it supports&amp;nbsp;Intel® AES New Instructions but as you said, the IntrinsicsGuide does not confirm that _mm_aeskeygenassist_si128 is supported&lt;/P&gt;

&lt;P&gt;Just confirm that I really need to test one before buying yet not sure how to arrange that.&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 29 Sep 2016 07:11:55 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Moderncode-for-Parallel/Porting-CPU-code-to-Xeon-Phi/m-p/1094981#M7248</guid>
      <dc:creator>Hannes_Z_</dc:creator>
      <dc:date>2016-09-29T07:11:55Z</dc:date>
    </item>
    <item>
      <title>My Xeon Phi 7250 processors</title>
      <link>https://community.intel.com/t5/Intel-Moderncode-for-Parallel/Porting-CPU-code-to-Xeon-Phi/m-p/1094982#M7249</link>
      <description>&lt;P&gt;My Xeon Phi 7250 processors show "aes" in the "flags:" field of /proc/cpuinfo.&lt;/P&gt;

&lt;P&gt;The header file "wmmintrin.h" includes the function of interest, but I don't know how to test whether this actually works on my system.&lt;/P&gt;

&lt;PRE class="brush:cpp;"&gt;wmmintrin.h:extern __m128i __ICL_INTRINCC _mm_aeskeygenassist_si128(__m128i, const int);&lt;/PRE&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 29 Sep 2016 16:57:39 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Moderncode-for-Parallel/Porting-CPU-code-to-Xeon-Phi/m-p/1094982#M7249</guid>
      <dc:creator>McCalpinJohn</dc:creator>
      <dc:date>2016-09-29T16:57:39Z</dc:date>
    </item>
    <item>
      <title>The 7290 and 7250 (KNL host)</title>
      <link>https://community.intel.com/t5/Intel-Moderncode-for-Parallel/Porting-CPU-code-to-Xeon-Phi/m-p/1094983#M7250</link>
      <description>&lt;P&gt;The 7290 and 7250 (KNL host)&amp;nbsp;are not the coprocessor (n1nn series&amp;nbsp;KNC). Until the KNL (n2nn series) comes out as coprocessor, Hannes is somewhat stuck. Unless he decides to use a cluster of KNL's.&lt;/P&gt;

&lt;P&gt;Jim Dempsey&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 29 Sep 2016 21:15:03 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Moderncode-for-Parallel/Porting-CPU-code-to-Xeon-Phi/m-p/1094983#M7250</guid>
      <dc:creator>jimdempseyatthecove</dc:creator>
      <dc:date>2016-09-29T21:15:03Z</dc:date>
    </item>
    <item>
      <title>So the Intel® Xeon Phi™</title>
      <link>https://community.intel.com/t5/Intel-Moderncode-for-Parallel/Porting-CPU-code-to-Xeon-Phi/m-p/1094984#M7251</link>
      <description>&lt;P&gt;So the&amp;nbsp;Intel® Xeon Phi™ Processor 7290 &amp;nbsp;is not a co-processor. Why did I miss that! So I am totally confused now as to how they managed to fit 16GB of ram into the such a small space. &amp;nbsp;And what benefits could there be to have 16GB ram inside the processor? But this is going off topic.&amp;nbsp;&lt;/P&gt;

&lt;P&gt;Thank for the help looks like this is a fitting end to my flight of fantasy with the Phi. Just glad I never bought the&amp;nbsp;&lt;SPAN style="font-size: 12px;"&gt;6 Xeon Phi 5110P.&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Fri, 30 Sep 2016 14:27:00 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Moderncode-for-Parallel/Porting-CPU-code-to-Xeon-Phi/m-p/1094984#M7251</guid>
      <dc:creator>Hannes_Z_</dc:creator>
      <dc:date>2016-09-30T14:27:00Z</dc:date>
    </item>
  </channel>
</rss>

