<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re:Optimization code path in Intel® oneAPI DPC++/C++ Compiler</title>
    <link>https://community.intel.com/t5/Intel-oneAPI-DPC-C-Compiler/Optimization-code-path/m-p/1279034#M1138</link>
    <description>&lt;P&gt;Hi Janez,&lt;/P&gt;&lt;P&gt;/Qax flag implementation is on the queue. But before that is implemented I can give you an work aound with which you can build for multiple architechtures.&lt;/P&gt;&lt;P&gt;Cpu_dispatch and ‘target’ multiversioning are the current multiversioning dispatch mechanisms (besides manual dispatch)&lt;/P&gt;&lt;P&gt;CPU-dispatch option provides multiple versions of the same function optimized for different architectures)&lt;/P&gt;&lt;P&gt;With CPU-dispatch we can do something like:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;__attribute__((cpu_dispatch(list, of, architectures, and, things, here)))&lt;/P&gt;&lt;P&gt;void the_function();&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;__attribute__((cpu_specific(list, of, architectures, and, things, here)))&lt;/P&gt;&lt;P&gt;void the_function() { the implementation; }&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;If we have a special implementation for one of those, we can remove it from the cpu_specific declaration, and create a ‘new’ cpu_specific declaration with only that architecture (or subset of architectures).&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;So, the difference between using cpu_dispatch and using -ax&amp;lt;arch&amp;gt; is that with -ax&amp;lt;arch&amp;gt; the compiler figures out when it’s useful to have a CPU-specific clone, but with cpu_dispatch the user has to guess at that and specify it at the source level for each function to be multiversioned.&lt;/P&gt;&lt;P&gt;Let me know if that helps.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Subarna&lt;/P&gt;&lt;BR /&gt;</description>
    <pubDate>Wed, 05 May 2021 10:08:25 GMT</pubDate>
    <dc:creator>Subarnarek_G_Intel</dc:creator>
    <dc:date>2021-05-05T10:08:25Z</dc:date>
    <item>
      <title>Optimization code path</title>
      <link>https://community.intel.com/t5/Intel-oneAPI-DPC-C-Compiler/Optimization-code-path/m-p/1277932#M1134</link>
      <description>&lt;P&gt;Dear All,&lt;/P&gt;
&lt;P&gt;In the previous version of Intel C++, there was a switch /Qax, which had the behavior to implement multiple code paths specific to different supported CPU instruction sets. The resolution, which code path to load, was done at library load time.&amp;nbsp;&lt;/P&gt;
&lt;P&gt;The latest version of Intel oneAPI C++ no longer has Qax, but only Qx, which allows a single code path selection. Is there some other switch, which replaces Qax? How can we get the same behavior as we had with Qax?&lt;/P&gt;
&lt;P&gt;Thanks!&lt;BR /&gt;Atmapuri&lt;/P&gt;</description>
      <pubDate>Fri, 30 Apr 2021 09:06:51 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-oneAPI-DPC-C-Compiler/Optimization-code-path/m-p/1277932#M1134</guid>
      <dc:creator>janez-makovsek</dc:creator>
      <dc:date>2021-04-30T09:06:51Z</dc:date>
    </item>
    <item>
      <title>Re:Optimization code path</title>
      <link>https://community.intel.com/t5/Intel-oneAPI-DPC-C-Compiler/Optimization-code-path/m-p/1278434#M1135</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;Thanks for reaching out to us.&lt;/P&gt;&lt;P&gt;We are looking into this issue internally. we will get back to you soon.&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Vidya.&lt;/P&gt;&lt;BR /&gt;</description>
      <pubDate>Mon, 03 May 2021 12:10:09 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-oneAPI-DPC-C-Compiler/Optimization-code-path/m-p/1278434#M1135</guid>
      <dc:creator>VidyalathaB_Intel</dc:creator>
      <dc:date>2021-05-03T12:10:09Z</dc:date>
    </item>
    <item>
      <title>Re:Optimization code path</title>
      <link>https://community.intel.com/t5/Intel-oneAPI-DPC-C-Compiler/Optimization-code-path/m-p/1279034#M1138</link>
      <description>&lt;P&gt;Hi Janez,&lt;/P&gt;&lt;P&gt;/Qax flag implementation is on the queue. But before that is implemented I can give you an work aound with which you can build for multiple architechtures.&lt;/P&gt;&lt;P&gt;Cpu_dispatch and ‘target’ multiversioning are the current multiversioning dispatch mechanisms (besides manual dispatch)&lt;/P&gt;&lt;P&gt;CPU-dispatch option provides multiple versions of the same function optimized for different architectures)&lt;/P&gt;&lt;P&gt;With CPU-dispatch we can do something like:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;__attribute__((cpu_dispatch(list, of, architectures, and, things, here)))&lt;/P&gt;&lt;P&gt;void the_function();&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;__attribute__((cpu_specific(list, of, architectures, and, things, here)))&lt;/P&gt;&lt;P&gt;void the_function() { the implementation; }&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;If we have a special implementation for one of those, we can remove it from the cpu_specific declaration, and create a ‘new’ cpu_specific declaration with only that architecture (or subset of architectures).&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;So, the difference between using cpu_dispatch and using -ax&amp;lt;arch&amp;gt; is that with -ax&amp;lt;arch&amp;gt; the compiler figures out when it’s useful to have a CPU-specific clone, but with cpu_dispatch the user has to guess at that and specify it at the source level for each function to be multiversioned.&lt;/P&gt;&lt;P&gt;Let me know if that helps.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Subarna&lt;/P&gt;&lt;BR /&gt;</description>
      <pubDate>Wed, 05 May 2021 10:08:25 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-oneAPI-DPC-C-Compiler/Optimization-code-path/m-p/1279034#M1138</guid>
      <dc:creator>Subarnarek_G_Intel</dc:creator>
      <dc:date>2021-05-05T10:08:25Z</dc:date>
    </item>
    <item>
      <title>Re:Optimization code path</title>
      <link>https://community.intel.com/t5/Intel-oneAPI-DPC-C-Compiler/Optimization-code-path/m-p/1298749#M1416</link>
      <description>&lt;P&gt;Closing this case as there is no response from the customer. As soon as /Qax is implemented it will be a part of the release notes.&lt;/P&gt;&lt;BR /&gt;</description>
      <pubDate>Thu, 15 Jul 2021 06:50:01 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-oneAPI-DPC-C-Compiler/Optimization-code-path/m-p/1298749#M1416</guid>
      <dc:creator>Subarnarek_G_Intel</dc:creator>
      <dc:date>2021-07-15T06:50:01Z</dc:date>
    </item>
  </channel>
</rss>

