<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re:SYCL USM on integrated devices in Intel® oneAPI DPC++/C++ Compiler</title>
    <link>https://community.intel.com/t5/Intel-oneAPI-DPC-C-Compiler/SYCL-USM-on-integrated-devices/m-p/1512421#M3207</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Thanks for posting on Intel communities.&lt;/P&gt;&lt;P&gt;&lt;EM&gt;&amp;gt;&amp;gt;Can we assume that any integrated GPU supports USM?&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;Yes, integrated GPUs support Unified shared memory. Unified Shared Memory (USM) is a feature that allows both the CPU and GPU to access the same memory space directly, simplifying data sharing between the two processing units.&lt;/P&gt;&lt;P&gt;For more information on Unified shared memory please refer to the following links,&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.intel.com/content/www/us/en/docs/oneapi/optimization-guide-gpu/2023-1/unified-shared-memory-allocations.html" rel="noopener noreferrer" target="_blank"&gt;https://www.intel.com/content/www/us/en/docs/oneapi/optimization-guide-gpu/2023-1/unified-shared-memory-allocations.html&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.intel.com/content/www/us/en/developer/articles/system-requirements/intel-oneapi-dpcpp-system-requirements.html" rel="noopener noreferrer" target="_blank"&gt;https://www.intel.com/content/www/us/en/developer/articles/system-requirements/intel-oneapi-dpcpp-system-requirements.html&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.intel.com/content/www/us/en/docs/oneapi/optimization-guide-gpu/2023-0/host-device-memory-buffer-and-usm.html" rel="noopener noreferrer" target="_blank"&gt;https://www.intel.com/content/www/us/en/docs/oneapi/optimization-guide-gpu/2023-0/host-device-memory-buffer-and-usm.html&lt;/A&gt;&lt;/P&gt;&lt;P&gt;A book on Data Parallel C++: Mastering DPC++ for Programming of Heterogeneous Systems using C++ and SYCL- James Reinders&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Thanks &amp;amp; Regards,&lt;/P&gt;&lt;P&gt;Vankudothu Vaishnavi.&lt;/P&gt;&lt;BR /&gt;</description>
    <pubDate>Wed, 09 Aug 2023 11:12:52 GMT</pubDate>
    <dc:creator>VaishnaviV_Intel</dc:creator>
    <dc:date>2023-08-09T11:12:52Z</dc:date>
    <item>
      <title>SYCL USM on integrated devices</title>
      <link>https://community.intel.com/t5/Intel-oneAPI-DPC-C-Compiler/SYCL-USM-on-integrated-devices/m-p/1511821#M3204</link>
      <description>&lt;P&gt;SYCL USM will work on discrete GPU if-and-only-if the GPU's hardware supports unified virtual address space.&lt;/P&gt;&lt;P&gt;What is case regarding integrated GPUs?&lt;/P&gt;&lt;P&gt;Can we assume that any integrated GPU supports USM?&lt;/P&gt;</description>
      <pubDate>Mon, 07 Aug 2023 19:20:47 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-oneAPI-DPC-C-Compiler/SYCL-USM-on-integrated-devices/m-p/1511821#M3204</guid>
      <dc:creator>amimar2</dc:creator>
      <dc:date>2023-08-07T19:20:47Z</dc:date>
    </item>
    <item>
      <title>Re:SYCL USM on integrated devices</title>
      <link>https://community.intel.com/t5/Intel-oneAPI-DPC-C-Compiler/SYCL-USM-on-integrated-devices/m-p/1512421#M3207</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Thanks for posting on Intel communities.&lt;/P&gt;&lt;P&gt;&lt;EM&gt;&amp;gt;&amp;gt;Can we assume that any integrated GPU supports USM?&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;Yes, integrated GPUs support Unified shared memory. Unified Shared Memory (USM) is a feature that allows both the CPU and GPU to access the same memory space directly, simplifying data sharing between the two processing units.&lt;/P&gt;&lt;P&gt;For more information on Unified shared memory please refer to the following links,&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.intel.com/content/www/us/en/docs/oneapi/optimization-guide-gpu/2023-1/unified-shared-memory-allocations.html" rel="noopener noreferrer" target="_blank"&gt;https://www.intel.com/content/www/us/en/docs/oneapi/optimization-guide-gpu/2023-1/unified-shared-memory-allocations.html&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.intel.com/content/www/us/en/developer/articles/system-requirements/intel-oneapi-dpcpp-system-requirements.html" rel="noopener noreferrer" target="_blank"&gt;https://www.intel.com/content/www/us/en/developer/articles/system-requirements/intel-oneapi-dpcpp-system-requirements.html&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.intel.com/content/www/us/en/docs/oneapi/optimization-guide-gpu/2023-0/host-device-memory-buffer-and-usm.html" rel="noopener noreferrer" target="_blank"&gt;https://www.intel.com/content/www/us/en/docs/oneapi/optimization-guide-gpu/2023-0/host-device-memory-buffer-and-usm.html&lt;/A&gt;&lt;/P&gt;&lt;P&gt;A book on Data Parallel C++: Mastering DPC++ for Programming of Heterogeneous Systems using C++ and SYCL- James Reinders&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Thanks &amp;amp; Regards,&lt;/P&gt;&lt;P&gt;Vankudothu Vaishnavi.&lt;/P&gt;&lt;BR /&gt;</description>
      <pubDate>Wed, 09 Aug 2023 11:12:52 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-oneAPI-DPC-C-Compiler/SYCL-USM-on-integrated-devices/m-p/1512421#M3207</guid>
      <dc:creator>VaishnaviV_Intel</dc:creator>
      <dc:date>2023-08-09T11:12:52Z</dc:date>
    </item>
    <item>
      <title>Re:SYCL USM on integrated devices</title>
      <link>https://community.intel.com/t5/Intel-oneAPI-DPC-C-Compiler/SYCL-USM-on-integrated-devices/m-p/1513179#M3215</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Thanks for accepting our solution. If you need any additional information, please post a new question as this thread will no longer be monitored by Intel.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Thanks &amp;amp; Regards,&lt;/P&gt;&lt;P&gt;Vankudothu Vaishnavi.&lt;/P&gt;&lt;BR /&gt;</description>
      <pubDate>Fri, 11 Aug 2023 07:09:36 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-oneAPI-DPC-C-Compiler/SYCL-USM-on-integrated-devices/m-p/1513179#M3215</guid>
      <dc:creator>VaishnaviV_Intel</dc:creator>
      <dc:date>2023-08-11T07:09:36Z</dc:date>
    </item>
  </channel>
</rss>

