Does This FPGA Matmul Example Use Systolic Array?

JSYOO — Tue, 02 Apr 2024 16:38:56 GMT

Hello,

I am pretty new to oneAPI and HLS, so I wanted to confirm my analysis of one of the reference design codes from Intel oneAPI-samples Github.

I was looking for a systolic-array-based matrix multiplication using oneAPI and found this reference design:
https://github.com/oneapi-src/oneAPI-samples/tree/master/DirectProgramming/C%2B%2BSYCL_FPGA/ReferenceDesigns/matmul

It said in the readme file that it demonstrates a systolic-array-based high-performance general matrix multiplication on an FPGA. But as I was going through the memory transfer and computation code, it seemed like it was not implementing systolic-array-based computing. I could not see any data transfer from one processing element to another.

Am I missing some part or is it not using systolic-array-based matrix multiplication?

Thanks,

Junsang Yoo

topic Does This FPGA Matmul Example Use Systolic Array? in Intel® oneAPI DPC++/C++ Compiler

Does This FPGA Matmul Example Use Systolic Array?