<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Wrong optimization in icx when using arch-consistency in Intel® oneAPI DPC++/C++ Compiler</title>
    <link>https://community.intel.com/t5/Intel-oneAPI-DPC-C-Compiler/Wrong-optimization-in-icx-when-using-arch-consistency/m-p/1741590#M4714</link>
    <description>&lt;P&gt;FYI:&lt;/P&gt;&lt;P&gt;We found out that with&amp;nbsp;&lt;SPAN&gt;2025.1.0 the problem emerges, before it was ok. You can verify this also with the godbolt links above.&lt;/SPAN&gt;&lt;/P&gt;</description>
    <pubDate>Fri, 20 Mar 2026 10:12:00 GMT</pubDate>
    <dc:creator>Frank_R_1</dc:creator>
    <dc:date>2026-03-20T10:12:00Z</dc:date>
    <item>
      <title>Wrong optimization in icx when using arch-consistency</title>
      <link>https://community.intel.com/t5/Intel-oneAPI-DPC-C-Compiler/Wrong-optimization-in-icx-when-using-arch-consistency/m-p/1741581#M4713</link>
      <description>&lt;P&gt;Hi&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;We found a problem in Intel oneAPI 2025.3.1 which was not present in 2024.2.1&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Please have a look at:&lt;/P&gt;&lt;P&gt;2024.2.1 (here everything is bit identical)&lt;/P&gt;&lt;P&gt;&lt;A href="https://godbolt.org/z/3E6YerxWW" target="_blank"&gt;https://godbolt.org/z/3E6YerxWW&lt;/A&gt;&lt;/P&gt;&lt;P&gt;2025.3.1 (output for&amp;nbsp;&lt;SPAN&gt;Re = 1.0000e+07 is different&lt;/SPAN&gt;)&lt;/P&gt;&lt;P&gt;&lt;A href="https://godbolt.org/z/67rjM1jWr" target="_blank"&gt;https://godbolt.org/z/67rjM1jWr&lt;/A&gt;&lt;/P&gt;&lt;DIV&gt;&lt;P&gt;It boils down to usage of&amp;nbsp;&lt;/P&gt;&lt;SPAN&gt;&lt;A href="mailto:__bwr_log@PLT" target="_blank"&gt;__bwr_log@PLT&lt;/A&gt;&amp;nbsp;vs&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN&gt;log@PLT&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;left debug, right release&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;P&gt;The problem is the same on both platforms Windows and Linux.&lt;/P&gt;&lt;DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;/DIV&gt;&lt;P&gt;We heavily rely on bit identical results between relase and debug builds, which was given over the last years. (On an older parallel studio version I reported a similar bug which was then fixed later on)&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;Frank&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 20 Mar 2026 09:07:04 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-oneAPI-DPC-C-Compiler/Wrong-optimization-in-icx-when-using-arch-consistency/m-p/1741581#M4713</guid>
      <dc:creator>Frank_R_1</dc:creator>
      <dc:date>2026-03-20T09:07:04Z</dc:date>
    </item>
    <item>
      <title>Re: Wrong optimization in icx when using arch-consistency</title>
      <link>https://community.intel.com/t5/Intel-oneAPI-DPC-C-Compiler/Wrong-optimization-in-icx-when-using-arch-consistency/m-p/1741590#M4714</link>
      <description>&lt;P&gt;FYI:&lt;/P&gt;&lt;P&gt;We found out that with&amp;nbsp;&lt;SPAN&gt;2025.1.0 the problem emerges, before it was ok. You can verify this also with the godbolt links above.&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Fri, 20 Mar 2026 10:12:00 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-oneAPI-DPC-C-Compiler/Wrong-optimization-in-icx-when-using-arch-consistency/m-p/1741590#M4714</guid>
      <dc:creator>Frank_R_1</dc:creator>
      <dc:date>2026-03-20T10:12:00Z</dc:date>
    </item>
    <item>
      <title>Re: Wrong optimization in icx when using arch-consistency</title>
      <link>https://community.intel.com/t5/Intel-oneAPI-DPC-C-Compiler/Wrong-optimization-in-icx-when-using-arch-consistency/m-p/1741606#M4715</link>
      <description>&lt;P&gt;FYI:&lt;/P&gt;&lt;P&gt;When using&amp;nbsp;-fp-model=strict instead of&amp;nbsp;-fp-model=precise it delivers bit identical results. We didn't find information about it in the release notes about that change.&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;Frank&lt;/P&gt;</description>
      <pubDate>Fri, 20 Mar 2026 12:51:46 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-oneAPI-DPC-C-Compiler/Wrong-optimization-in-icx-when-using-arch-consistency/m-p/1741606#M4715</guid>
      <dc:creator>Frank_R_1</dc:creator>
      <dc:date>2026-03-20T12:51:46Z</dc:date>
    </item>
    <item>
      <title>Re: Wrong optimization in icx when using arch-consistency</title>
      <link>https://community.intel.com/t5/Intel-oneAPI-DPC-C-Compiler/Wrong-optimization-in-icx-when-using-arch-consistency/m-p/1741627#M4717</link>
      <description>&lt;P&gt;HI&amp;nbsp;&lt;a href="https://community.intel.com/t5/user/viewprofilepage/user-id/76501"&gt;@Frank_R_1&lt;/a&gt;&amp;nbsp;, I just tested this with our latest development branch compiler and can no longer reproduce the issue. Please retest your code when 2026.0 Compiler is available in a few weeks.&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 20 Mar 2026 16:32:01 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-oneAPI-DPC-C-Compiler/Wrong-optimization-in-icx-when-using-arch-consistency/m-p/1741627#M4717</guid>
      <dc:creator>Sravani_K_Intel</dc:creator>
      <dc:date>2026-03-20T16:32:01Z</dc:date>
    </item>
  </channel>
</rss>

