<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Hint mpirun to pin to one thread per physical core in Intel® MPI Library</title>
    <link>https://community.intel.com/t5/Intel-MPI-Library/Hint-mpirun-to-pin-to-one-thread-per-physical-core/m-p/1412880#M9820</link>
    <description>&lt;P&gt;Hi all. I used to manually set I_MPI_PIN_PROCESSOR_LIST on SMT-enabled nodes. But if the available nodes are of different architecture, doing so by hand will be a real pain. Are there any automatic methods to generate this env by detecting hardware topology? Or achieve the same pinning (one rank per physical core) by setting other envs.&lt;/P&gt;
&lt;P&gt;I_MPI_PIN_DOMAIN seems the most close one, except it binds one rank to two logical cores with SMT on.&lt;/P&gt;</description>
    <pubDate>Mon, 05 Sep 2022 19:29:44 GMT</pubDate>
    <dc:creator>nliw</dc:creator>
    <dc:date>2022-09-05T19:29:44Z</dc:date>
    <item>
      <title>Hint mpirun to pin to one thread per physical core</title>
      <link>https://community.intel.com/t5/Intel-MPI-Library/Hint-mpirun-to-pin-to-one-thread-per-physical-core/m-p/1412880#M9820</link>
      <description>&lt;P&gt;Hi all. I used to manually set I_MPI_PIN_PROCESSOR_LIST on SMT-enabled nodes. But if the available nodes are of different architecture, doing so by hand will be a real pain. Are there any automatic methods to generate this env by detecting hardware topology? Or achieve the same pinning (one rank per physical core) by setting other envs.&lt;/P&gt;
&lt;P&gt;I_MPI_PIN_DOMAIN seems the most close one, except it binds one rank to two logical cores with SMT on.&lt;/P&gt;</description>
      <pubDate>Mon, 05 Sep 2022 19:29:44 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-MPI-Library/Hint-mpirun-to-pin-to-one-thread-per-physical-core/m-p/1412880#M9820</guid>
      <dc:creator>nliw</dc:creator>
      <dc:date>2022-09-05T19:29:44Z</dc:date>
    </item>
    <item>
      <title>Re:Hint mpirun to pin to one thread per physical core</title>
      <link>https://community.intel.com/t5/Intel-MPI-Library/Hint-mpirun-to-pin-to-one-thread-per-physical-core/m-p/1413032#M9822</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Thanks for posting in Intel Communities.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Please find the environment variable "I_MPI_PIN_PROCESSOR_LIST" for one-to-one pinning. Please find the below link for more information:&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.intel.com/content/www/us/en/develop/documentation/mpi-developer-reference-linux/top/environment-variable-reference/process-pinning/environment-variables-for-process-pinning.html" target="_blank"&gt;https://www.intel.com/content/www/us/en/develop/documentation/mpi-developer-reference-linux/top/environment-variable-reference/process-pinning/environment-variables-for-process-pinning.html&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Thanks &amp;amp; Regards,&lt;/P&gt;&lt;P&gt;Varsha&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;BR /&gt;</description>
      <pubDate>Tue, 06 Sep 2022 13:05:27 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-MPI-Library/Hint-mpirun-to-pin-to-one-thread-per-physical-core/m-p/1413032#M9822</guid>
      <dc:creator>VarshaS_Intel</dc:creator>
      <dc:date>2022-09-06T13:05:27Z</dc:date>
    </item>
    <item>
      <title>Re:Hint mpirun to pin to one thread per physical core</title>
      <link>https://community.intel.com/t5/Intel-MPI-Library/Hint-mpirun-to-pin-to-one-thread-per-physical-core/m-p/1414676#M9843</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;We have not heard back from you. Could you please provide an update on your issue?&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Thanks &amp;amp; Regards,&lt;/P&gt;&lt;P&gt;Varsha&lt;/P&gt;&lt;BR /&gt;</description>
      <pubDate>Wed, 14 Sep 2022 11:46:35 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-MPI-Library/Hint-mpirun-to-pin-to-one-thread-per-physical-core/m-p/1414676#M9843</guid>
      <dc:creator>VarshaS_Intel</dc:creator>
      <dc:date>2022-09-14T11:46:35Z</dc:date>
    </item>
    <item>
      <title>Re:Hint mpirun to pin to one thread per physical core</title>
      <link>https://community.intel.com/t5/Intel-MPI-Library/Hint-mpirun-to-pin-to-one-thread-per-physical-core/m-p/1416572#M9854</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;We have not heard back from you. This thread will no longer be monitored by Intel. If you need further assistance, please post a new question.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Thanks &amp;amp; Regards,&lt;/P&gt;&lt;P&gt;Varsha&lt;/P&gt;&lt;BR /&gt;</description>
      <pubDate>Thu, 22 Sep 2022 13:44:37 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-MPI-Library/Hint-mpirun-to-pin-to-one-thread-per-physical-core/m-p/1416572#M9854</guid>
      <dc:creator>VarshaS_Intel</dc:creator>
      <dc:date>2022-09-22T13:44:37Z</dc:date>
    </item>
  </channel>
</rss>

