<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re:MKL_CBWR and MKL_ENALBE_INSTRUCTIONS in Intel® oneAPI Math Kernel Library</title>
    <link>https://community.intel.com/t5/Intel-oneAPI-Math-Kernel-Library/MKL-CBWR-and-MKL-ENALBE-INSTRUCTIONS/m-p/1484004#M34559</link>
    <description>&lt;P&gt;Hi Bob,&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;We assume that your issue is resolved. If you need additional information, please post a new question as Intel will no longer monitor this thread.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Shanmukh.SS&lt;/P&gt;&lt;BR /&gt;</description>
    <pubDate>Mon, 08 May 2023 07:48:11 GMT</pubDate>
    <dc:creator>ShanmukhS_Intel</dc:creator>
    <dc:date>2023-05-08T07:48:11Z</dc:date>
    <item>
      <title>MKL_CBWR and MKL_ENALBE_INSTRUCTIONS</title>
      <link>https://community.intel.com/t5/Intel-oneAPI-Math-Kernel-Library/MKL-CBWR-and-MKL-ENALBE-INSTRUCTIONS/m-p/1478254#M34483</link>
      <description>&lt;P&gt;I submitted 2 questions, thanks for you guys reply me. But I cannot reply directly in the 2 questions page. After I click the "reply" button, no response. And there is a "reply to this topic" text box and a "Post Reply" button at the bottom of the edge, but the "Post Reply" always gray.&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I not sure whether my browser has problem.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I am sorry for I cannot reply or close the following 2 questions.&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;1,&amp;nbsp;&lt;/SPAN&gt;&lt;A style="font-family: inherit; background-color: #ffffff;" href="https://community.intel.com/t5/Intel-oneAPI-Math-Kernel-Library/About-MKL-CBWR-code-path-dispatch/m-p/1474138#M34424" target="_blank"&gt;About MKL_CBWR code path dispatch - Intel Communities&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;2,&amp;nbsp;&amp;nbsp;&lt;A href="https://community.intel.com/t5/Intel-oneAPI-Math-Kernel-Library/the-relationship-for-MKL-CBWR-and-MKL-ENALBE-INSTRUCTIONS/m-p/1474150#M34427" target="_blank"&gt;the relationship for MKL_CBWR and MKL_ENALBE_INSTRUCTIONS - Intel Communities&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Thanks for&amp;nbsp;&lt;SPAN&gt;Shanmukh.SS and&amp;nbsp;Praneeth Achanta replied my questions.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;for the first question, you can close this questions.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;for the second question, I want to continue ask,&amp;nbsp; as the followings:&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;I notice that you the MKL_ENABLE_INSTURCTIONS is about the CODE PATH, and the MKL_CBWR is about the CODE BRANCH.&amp;nbsp; I don't understand what they are, and there relationship. Would you please explain more?&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Maybe for this question, I still cannot reply, I am sorry for that.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;thanks&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 19 Apr 2023 08:19:51 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-oneAPI-Math-Kernel-Library/MKL-CBWR-and-MKL-ENALBE-INSTRUCTIONS/m-p/1478254#M34483</guid>
      <dc:creator>Bob2023</dc:creator>
      <dc:date>2023-04-19T08:19:51Z</dc:date>
    </item>
    <item>
      <title>Re: MKL_CBWR and MKL_ENALBE_INSTRUCTIONS</title>
      <link>https://community.intel.com/t5/Intel-oneAPI-Math-Kernel-Library/MKL-CBWR-and-MKL-ENALBE-INSTRUCTIONS/m-p/1478908#M34493</link>
      <description>&lt;P&gt;Hi Bob Kim,&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Thanks for posting in Intel Communities.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;EM&gt;for the first question, you can close this questions.&lt;/EM&gt;&lt;/P&gt;
&lt;P&gt;&amp;gt;&amp;gt;Thanks for the confirmation, We have closed the case.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;EM&gt;Maybe for this question, I still cannot reply, I am sorry for that.&lt;/EM&gt;&lt;/P&gt;
&lt;P&gt;&amp;gt;&amp;gt;As you were unable to reply to the community conversation, we would like you to reply to the private mail sent to you, Same information was mentioned below as well.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;&lt;STRONG&gt;MKL_ENABLE_INSTRUCTIONS&lt;/STRONG&gt; is an environment variable that allows you to enable or disable certain instruction set architectures (ISAs) or specific CPU instructions in MKL, which can affect the optimizations and performance of the library.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;BR clear="none" /&gt;&lt;SPAN&gt;&lt;STRONG&gt;For example&lt;/STRONG&gt;, you can set MKL_ENABLE_INSTRUCTIONS to "AVX512" to enable AVX-512 instructions, or "AVX2, FMA" to enable AVX2 and Fused Multiply-Add (FMA) instructions.&lt;/SPAN&gt;&lt;BR clear="none" /&gt;&lt;SPAN&gt;You could refer to the below link for more information regarding the same.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;&lt;A href="https://www.intel.com/content/www/us/en/docs/onemkl/developer-reference-c/2023-0/mkl-enable-instructions.html" target="_blank"&gt;https://www.intel.com/content/www/us/en/docs/onemkl/developer-reference-c/2023-0/mkl-enable-instructions.html&lt;/A&gt;&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;BR clear="none" /&gt;&lt;SPAN&gt;&lt;STRONG&gt;MKL_CBWR_AUTO&lt;/STRONG&gt; could be used to Choose code branch automatically. CNR mode uses the standard ISA-based dispatching model while ensuring fixed cache sizes, deterministic reductions, and static scheduling.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;BR clear="none" /&gt;&lt;SPAN&gt;&lt;STRONG&gt;For example&lt;/STRONG&gt;, Intel MKL provides different code branches optimized for different generations of Intel processors, such as Intel MKL for Intel Xeon processors, Intel MKL for Intel Core processors, or Intel MKL for Intel Xeon Phi processors. Each code branch have specific optimizations, bug fixes, and features that are tailored for the target architecture, ensuring optimal performance on that particular platform.&lt;/SPAN&gt;&lt;BR clear="none" /&gt;&lt;SPAN&gt;mkl_cbwr_get_auto_branch &amp;nbsp;function uses a run-time CPU check to return a CNR branch that is optimized for the processor where the program is currently running.&lt;/SPAN&gt;&lt;BR clear="none" /&gt;&lt;SPAN&gt;When enabling CNR, you choose a specific code branch of Intel® oneAPI Math Kernel Library that corresponds to the instruction set architecture (ISA) that you target. Please find the below link for more information regarding the same.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;BR clear="none" /&gt;&lt;SPAN&gt;&lt;A href="https://www.intel.com/content/www/us/en/docs/onemkl/developer-reference-c/2023-0/named-constants-for-cnr-control.html" target="_blank"&gt;https://www.intel.com/content/www/us/en/docs/onemkl/developer-reference-c/2023-0/named-constants-for-cnr-control.html&lt;/A&gt;&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best Regards,&lt;/P&gt;
&lt;P&gt;Shanmukh.SS&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 26 Apr 2023 18:25:07 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-oneAPI-Math-Kernel-Library/MKL-CBWR-and-MKL-ENALBE-INSTRUCTIONS/m-p/1478908#M34493</guid>
      <dc:creator>ShanmukhS_Intel</dc:creator>
      <dc:date>2023-04-26T18:25:07Z</dc:date>
    </item>
    <item>
      <title>Re:MKL_CBWR and MKL_ENALBE_INSTRUCTIONS</title>
      <link>https://community.intel.com/t5/Intel-oneAPI-Math-Kernel-Library/MKL-CBWR-and-MKL-ENALBE-INSTRUCTIONS/m-p/1481568#M34543</link>
      <description>&lt;P&gt;Hi Bob.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;&lt;EM&gt;A gentle reminder:&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;Has the information provided helped? Could you please let us know if we could close this case at our end? If you are unable to post a reply to this query, you could reply to the private mail shared to you.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Shanmukh.SS&lt;/P&gt;&lt;BR /&gt;</description>
      <pubDate>Sat, 29 Apr 2023 16:49:00 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-oneAPI-Math-Kernel-Library/MKL-CBWR-and-MKL-ENALBE-INSTRUCTIONS/m-p/1481568#M34543</guid>
      <dc:creator>ShanmukhS_Intel</dc:creator>
      <dc:date>2023-04-29T16:49:00Z</dc:date>
    </item>
    <item>
      <title>Re:MKL_CBWR and MKL_ENALBE_INSTRUCTIONS</title>
      <link>https://community.intel.com/t5/Intel-oneAPI-Math-Kernel-Library/MKL-CBWR-and-MKL-ENALBE-INSTRUCTIONS/m-p/1484004#M34559</link>
      <description>&lt;P&gt;Hi Bob,&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;We assume that your issue is resolved. If you need additional information, please post a new question as Intel will no longer monitor this thread.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Shanmukh.SS&lt;/P&gt;&lt;BR /&gt;</description>
      <pubDate>Mon, 08 May 2023 07:48:11 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-oneAPI-Math-Kernel-Library/MKL-CBWR-and-MKL-ENALBE-INSTRUCTIONS/m-p/1484004#M34559</guid>
      <dc:creator>ShanmukhS_Intel</dc:creator>
      <dc:date>2023-05-08T07:48:11Z</dc:date>
    </item>
  </channel>
</rss>

