<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Thanks Jeffrey for in OpenCL* for CPU</title>
    <link>https://community.intel.com/t5/OpenCL-for-CPU/device-fission-on-gen9-GPU/m-p/1100656#M5122</link>
    <description>&lt;P&gt;Thanks Jeffrey for explanation.&lt;/P&gt;</description>
    <pubDate>Thu, 08 Dec 2016 07:42:22 GMT</pubDate>
    <dc:creator>Biren_Doshi</dc:creator>
    <dc:date>2016-12-08T07:42:22Z</dc:date>
    <item>
      <title>device fission on gen9 GPU</title>
      <link>https://community.intel.com/t5/OpenCL-for-CPU/device-fission-on-gen9-GPU/m-p/1100652#M5118</link>
      <description>&lt;P&gt;Is device fission is supported on Gen 9 GPU?&lt;/P&gt;

&lt;P&gt;I want to run multiple OpenCL kernel concurrently on GPU. Is there any way i can run?&lt;/P&gt;

&lt;P&gt;Thanks,&lt;/P&gt;

&lt;P&gt;Biren Doshi&lt;/P&gt;

&lt;P&gt;&lt;BR /&gt;
	&amp;nbsp;&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 30 Nov 2016 05:10:13 GMT</pubDate>
      <guid>https://community.intel.com/t5/OpenCL-for-CPU/device-fission-on-gen9-GPU/m-p/1100652#M5118</guid>
      <dc:creator>Biren_Doshi</dc:creator>
      <dc:date>2016-11-30T05:10:13Z</dc:date>
    </item>
    <item>
      <title>Device fission is implemented</title>
      <link>https://community.intel.com/t5/OpenCL-for-CPU/device-fission-on-gen9-GPU/m-p/1100653#M5119</link>
      <description>&lt;P&gt;Device fission is implemented for Intel CPUs only. &amp;nbsp;&lt;A href="https://software.intel.com/en-us/articles/opencl-device-fission-for-cpu-performance"&gt;https://software.intel.com/en-us/articles/opencl-device-fission-for-cpu-performance&lt;/A&gt;. &amp;nbsp;&lt;SPAN style="font-size: 1em;"&gt;On the GPU the kernel will use all EUs. &amp;nbsp; However, you may be able to increase the efficiency of your GPU utilization for small workloads by enabling &amp;nbsp;out of order execution mode when you create your queue.&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 30 Nov 2016 07:28:13 GMT</pubDate>
      <guid>https://community.intel.com/t5/OpenCL-for-CPU/device-fission-on-gen9-GPU/m-p/1100653#M5119</guid>
      <dc:creator>Jeffrey_M_Intel1</dc:creator>
      <dc:date>2016-11-30T07:28:13Z</dc:date>
    </item>
    <item>
      <title>Quote:Jeffrey M. (Intel)</title>
      <link>https://community.intel.com/t5/OpenCL-for-CPU/device-fission-on-gen9-GPU/m-p/1100654#M5120</link>
      <description>&lt;P&gt;&lt;/P&gt;&lt;BLOCKQUOTE&gt;Jeffrey M. (Intel) wrote:&lt;BR /&gt;&lt;P&gt;&lt;/P&gt;

&lt;P&gt;Device fission is implemented for Intel CPUs only. &amp;nbsp;&lt;A href="https://software.intel.com/en-us/articles/opencl-device-fission-for-cpu-performance"&gt;https://software.intel.com/en-us/articles/opencl-device-fission-for-cpu-performance&lt;/A&gt;. &amp;nbsp;On the GPU the kernel will use all EUs. &amp;nbsp; However, you may be able to increase the efficiency of your GPU utilization for small workloads by enabling &amp;nbsp;out of order execution mode when you create your queue.&lt;/P&gt;

&lt;P&gt;&lt;/P&gt;&lt;/BLOCKQUOTE&gt;&lt;P&gt;&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;Does Intel gpu have context switching on compute-unit level? When I enqueue 100 different kernels using different number of compute units(such as one using only 2 units, some 5, some all,..), does the gpu set unused units idle or do they get their own work from another kernel?&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 01 Dec 2016 22:08:47 GMT</pubDate>
      <guid>https://community.intel.com/t5/OpenCL-for-CPU/device-fission-on-gen9-GPU/m-p/1100654#M5120</guid>
      <dc:creator>Huseyin_Tugrul_B_</dc:creator>
      <dc:date>2016-12-01T22:08:47Z</dc:date>
    </item>
    <item>
      <title>Out of order execution may be</title>
      <link>https://community.intel.com/t5/OpenCL-for-CPU/device-fission-on-gen9-GPU/m-p/1100655#M5121</link>
      <description>&lt;P&gt;Out of order execution may be a step in the direction you want. &amp;nbsp;It isn't the same thing as context switching on CPUs but it can allow more efficient use of the hardware for small jobs. &amp;nbsp;More info here:&amp;nbsp;http://www.iwocl.org/wp-content/uploads/IWOCL2016-employing-ooqueues.pdf&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 02 Dec 2016 16:03:25 GMT</pubDate>
      <guid>https://community.intel.com/t5/OpenCL-for-CPU/device-fission-on-gen9-GPU/m-p/1100655#M5121</guid>
      <dc:creator>Jeffrey_M_Intel1</dc:creator>
      <dc:date>2016-12-02T16:03:25Z</dc:date>
    </item>
    <item>
      <title>Thanks Jeffrey for</title>
      <link>https://community.intel.com/t5/OpenCL-for-CPU/device-fission-on-gen9-GPU/m-p/1100656#M5122</link>
      <description>&lt;P&gt;Thanks Jeffrey for explanation.&lt;/P&gt;</description>
      <pubDate>Thu, 08 Dec 2016 07:42:22 GMT</pubDate>
      <guid>https://community.intel.com/t5/OpenCL-for-CPU/device-fission-on-gen9-GPU/m-p/1100656#M5122</guid>
      <dc:creator>Biren_Doshi</dc:creator>
      <dc:date>2016-12-08T07:42:22Z</dc:date>
    </item>
  </channel>
</rss>

