<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Well, there is a block read in OpenCL* for CPU</title>
    <link>https://community.intel.com/t5/OpenCL-for-CPU/cache-prefetch/m-p/1124303#M5563</link>
    <description>&lt;P&gt;Well, there is a block read extension (see&amp;nbsp;Well, there are block reads: &lt;A href="https://www.khronos.org/registry/cl/extensions/intel/cl_intel_subgroups.txt" target="_blank"&gt;https://www.khronos.org/registry/cl/extensions/intel/cl_intel_subgroups.txt&lt;/A&gt; ), but that pulls the data all the way to registers. We don't have anything that forces block prefetches into L3$ or LLC$ except that the data is fetched in 64 byte cache lines, so if you touch even one byte, you get the whole cacheline - so that is sort of prefetch, right?&lt;/P&gt;</description>
    <pubDate>Fri, 13 May 2016 01:25:07 GMT</pubDate>
    <dc:creator>Robert_I_Intel</dc:creator>
    <dc:date>2016-05-13T01:25:07Z</dc:date>
    <item>
      <title>cache prefetch</title>
      <link>https://community.intel.com/t5/OpenCL-for-CPU/cache-prefetch/m-p/1124300#M5560</link>
      <description>&lt;P&gt;does openCL support cache prefetch?&lt;/P&gt;</description>
      <pubDate>Thu, 12 May 2016 17:01:02 GMT</pubDate>
      <guid>https://community.intel.com/t5/OpenCL-for-CPU/cache-prefetch/m-p/1124300#M5560</guid>
      <dc:creator>Fu_J_Intel</dc:creator>
      <dc:date>2016-05-12T17:01:02Z</dc:date>
    </item>
    <item>
      <title>In a sense, yes: if something</title>
      <link>https://community.intel.com/t5/OpenCL-for-CPU/cache-prefetch/m-p/1124301#M5561</link>
      <description>&lt;P&gt;In a sense, yes: if something was pulled into LLC$ or L3$, when you access it again, if it wasn't replaced it still be there.&lt;/P&gt;</description>
      <pubDate>Fri, 13 May 2016 01:09:02 GMT</pubDate>
      <guid>https://community.intel.com/t5/OpenCL-for-CPU/cache-prefetch/m-p/1124301#M5561</guid>
      <dc:creator>Robert_I_Intel</dc:creator>
      <dc:date>2016-05-13T01:09:02Z</dc:date>
    </item>
    <item>
      <title>thanks, Robert.</title>
      <link>https://community.intel.com/t5/OpenCL-for-CPU/cache-prefetch/m-p/1124302#M5562</link>
      <description>&lt;P&gt;thanks, Robert.&lt;/P&gt;

&lt;P&gt;I wonder if it is possible to EXPLICITLY prefetch data in OCL, &amp;nbsp;such as using some built-in kernel function ?&lt;/P&gt;</description>
      <pubDate>Fri, 13 May 2016 01:12:12 GMT</pubDate>
      <guid>https://community.intel.com/t5/OpenCL-for-CPU/cache-prefetch/m-p/1124302#M5562</guid>
      <dc:creator>Fu_J_Intel</dc:creator>
      <dc:date>2016-05-13T01:12:12Z</dc:date>
    </item>
    <item>
      <title>Well, there is a block read</title>
      <link>https://community.intel.com/t5/OpenCL-for-CPU/cache-prefetch/m-p/1124303#M5563</link>
      <description>&lt;P&gt;Well, there is a block read extension (see&amp;nbsp;Well, there are block reads: &lt;A href="https://www.khronos.org/registry/cl/extensions/intel/cl_intel_subgroups.txt" target="_blank"&gt;https://www.khronos.org/registry/cl/extensions/intel/cl_intel_subgroups.txt&lt;/A&gt; ), but that pulls the data all the way to registers. We don't have anything that forces block prefetches into L3$ or LLC$ except that the data is fetched in 64 byte cache lines, so if you touch even one byte, you get the whole cacheline - so that is sort of prefetch, right?&lt;/P&gt;</description>
      <pubDate>Fri, 13 May 2016 01:25:07 GMT</pubDate>
      <guid>https://community.intel.com/t5/OpenCL-for-CPU/cache-prefetch/m-p/1124303#M5563</guid>
      <dc:creator>Robert_I_Intel</dc:creator>
      <dc:date>2016-05-13T01:25:07Z</dc:date>
    </item>
  </channel>
</rss>

