<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Intel FPGA OpenCL Compiler Error (170011) in OpenCL* for CPU</title>
    <link>https://community.intel.com/t5/OpenCL-for-CPU/Intel-FPGA-OpenCL-Compiler-Error-170011/m-p/1168484#M6493</link>
    <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;I am trying to compile an OpenCL kernel for my FPGA. However, I get an error message, saying that I don't have enough resources on the device: " Error (170011): Design contains 100933 blocks of type combinational node.&amp;nbsp; However, the device contains only 83820 blocks. "&lt;/P&gt;&lt;P&gt;However, this is not true. According to Estimated Resource Usage Summary the design uses 56% of the total available ALUTs. Also, according to specifications(Cyclone V SX) and kernel compilation report, I have 110K(109572) ALUTs which is more than 83820 given in the error message. What can be the actual limiting factor for my kernel design?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Wed, 13 Mar 2019 05:56:24 GMT</pubDate>
    <dc:creator>Kilinc__Gorkem</dc:creator>
    <dc:date>2019-03-13T05:56:24Z</dc:date>
    <item>
      <title>Intel FPGA OpenCL Compiler Error (170011)</title>
      <link>https://community.intel.com/t5/OpenCL-for-CPU/Intel-FPGA-OpenCL-Compiler-Error-170011/m-p/1168484#M6493</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;I am trying to compile an OpenCL kernel for my FPGA. However, I get an error message, saying that I don't have enough resources on the device: " Error (170011): Design contains 100933 blocks of type combinational node.&amp;nbsp; However, the device contains only 83820 blocks. "&lt;/P&gt;&lt;P&gt;However, this is not true. According to Estimated Resource Usage Summary the design uses 56% of the total available ALUTs. Also, according to specifications(Cyclone V SX) and kernel compilation report, I have 110K(109572) ALUTs which is more than 83820 given in the error message. What can be the actual limiting factor for my kernel design?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 13 Mar 2019 05:56:24 GMT</pubDate>
      <guid>https://community.intel.com/t5/OpenCL-for-CPU/Intel-FPGA-OpenCL-Compiler-Error-170011/m-p/1168484#M6493</guid>
      <dc:creator>Kilinc__Gorkem</dc:creator>
      <dc:date>2019-03-13T05:56:24Z</dc:date>
    </item>
  </channel>
</rss>

