<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Hello, 
I've been using Intel FPGA Arria 10 (Mustang-F100-A10-R10) board for running OpenVINO. Here, I could run the a10_vision_bitstreams from OpenVINO. in OpenCL* for CPU</title>
    <link>https://community.intel.com/t5/OpenCL-for-CPU/Hello-I-ve-been-using-Intel-FPGA-Arria-10-Mustang-F100-A10-R10/m-p/628153#M9</link>
    <description>&lt;P&gt;Hello Ishu,&lt;/P&gt;&lt;P&gt;Thank you for contacting us via forum.&lt;/P&gt;&lt;P&gt;I will investigate more about your issue and send you the feedback as I get it.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;</description>
    <pubDate>Thu, 10 Jan 2019 17:39:29 GMT</pubDate>
    <dc:creator>FawazJ_Altera</dc:creator>
    <dc:date>2019-01-10T17:39:29Z</dc:date>
    <item>
      <title>Hello, 
I've been using Intel FPGA Arria 10 (Mustang-F100-A10-R10) board for running OpenVINO. Here, I could run the a10_vision_bitstreams from OpenVINO.</title>
      <link>https://community.intel.com/t5/OpenCL-for-CPU/Hello-I-ve-been-using-Intel-FPGA-Arria-10-Mustang-F100-A10-R10/m-p/628152#M8</link>
      <description>&lt;P&gt;&amp;nbsp;However, I couldn't successfully run the OpenCL examples:&amp;nbsp;'Hello_world' and ' vector_add' programs using the same setup for OpenVINO.&lt;/P&gt;&lt;P&gt;The error messages for running the vector_add executable are shown below.&lt;/P&gt;&lt;P&gt;&amp;nbsp;Greatly appreciated your suggestions...&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Ishu&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;root@splineai:/home/appl/quarts/fpga_support_files# aocl install&lt;/P&gt;&lt;P&gt;Do you want to install /opt/altera/aocl-pro-rte/aclrte-linux64/board/hddlf_1150_sg1? [y/n] y&lt;/P&gt;&lt;P&gt;aocl install: Running install from /opt/altera/aocl-pro-rte/aclrte-linux64/board/hddlf_1150_sg1/linux64/libexec&lt;/P&gt;&lt;P&gt;Looking for kernel source files in /lib/modules/4.13.0-45-generic/build&lt;/P&gt;&lt;P&gt;Using kernel source files from&amp;nbsp;/lib/modules/4.13.0-45-generic/build&lt;/P&gt;&lt;P&gt;Building driver for BSP with name hddlf_1150_sg1&lt;/P&gt;&lt;P&gt;make: Entering directory '/usr/src/linux-headers-4.13.0-45-generic'&lt;/P&gt;&lt;P&gt;&amp;nbsp;CC [M]&amp;nbsp;/tmp/opencl_driver_fgui0k/aclpci_queue.o&lt;/P&gt;&lt;P&gt;&amp;nbsp;CC [M]&amp;nbsp;/tmp/opencl_driver_fgui0k/aclpci.o&lt;/P&gt;&lt;P&gt;&amp;nbsp;CC [M]&amp;nbsp;/tmp/opencl_driver_fgui0k/aclpci_fileio.o&lt;/P&gt;&lt;P&gt;&amp;nbsp;CC [M]&amp;nbsp;/tmp/opencl_driver_fgui0k/aclpci_dma.o&lt;/P&gt;&lt;P&gt;&amp;nbsp;CC [M]&amp;nbsp;/tmp/opencl_driver_fgui0k/aclpci_pr.o&lt;/P&gt;&lt;P&gt;&amp;nbsp;CC [M]&amp;nbsp;/tmp/opencl_driver_fgui0k/aclpci_cmd.o&lt;/P&gt;&lt;P&gt;&amp;nbsp;LD [M]&amp;nbsp;/tmp/opencl_driver_fgui0k/aclpci_hddlf_1150_sg1_drv.o&lt;/P&gt;&lt;P&gt;&amp;nbsp;Building modules, stage 2.&lt;/P&gt;&lt;P&gt;&amp;nbsp;MODPOST 1 modules&lt;/P&gt;&lt;P&gt;&amp;nbsp;CC&amp;nbsp;&amp;nbsp;&amp;nbsp;/tmp/opencl_driver_fgui0k/aclpci_hddlf_1150_sg1_drv.mod.o&lt;/P&gt;&lt;P&gt;&amp;nbsp;LD [M]&amp;nbsp;/tmp/opencl_driver_fgui0k/aclpci_hddlf_1150_sg1_drv.ko&lt;/P&gt;&lt;P&gt;make: Leaving directory '/usr/src/linux-headers-4.13.0-45-generic'&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;===============================================&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;root@splineai:/home/appl/quarts/fpga_support_files# aocl diagnose&lt;/P&gt;&lt;P&gt;--------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Device Name:&lt;/P&gt;&lt;P&gt;acl0&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Package Pat:&lt;/P&gt;&lt;P&gt;/opt/altera/aocl-pro-rte/aclrte-linux64/board/hddlf_1150_sg1&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Vendor: Intel(R) Corporation&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Phys Dev Name&amp;nbsp;Status&amp;nbsp;&amp;nbsp;Information&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;aclhddlf_1150_sg10Passed&amp;nbsp;&amp;nbsp;Arria 10 Pyramid Lake Platform (aclhddlf_1150_sg10)&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;PCIe dev_id = 2494, bus:slot.func = 02:00.00, Gen3 x8&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;FPGA temperature = 46.4297 degrees C.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;DIAGNOSTIC_PASSED&lt;/P&gt;&lt;P&gt;--------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Call "aocl diagnose &amp;lt;device-names&amp;gt;" to run diagnose for specified devices&lt;/P&gt;&lt;P&gt;Call "aocl diagnose all" to run diagnose for all devices&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;===================================================&lt;/P&gt;&lt;P&gt;appl@splineai:~/workspace/exm_opencl_vector_add_x64_linux/vector_add$ bin/host&amp;nbsp;&lt;/P&gt;&lt;P&gt;Initializing OpenCL&lt;/P&gt;&lt;P&gt;Platform: Intel(R) FPGA SDK for OpenCL(TM)&lt;/P&gt;&lt;P&gt;Using 1 device(s)&lt;/P&gt;&lt;P&gt;&amp;nbsp;a10gx_1ddr : Arria 10 Pyramid Lake Platform (aclhddlf_1150_sg10)&lt;/P&gt;&lt;P&gt;Using AOCX: vector_add.aocx&lt;/P&gt;&lt;P&gt;Context callback: Specified kernel was not built for any devices&lt;/P&gt;&lt;P&gt;ERROR: CL_INVALID_KERNEL_NAME&amp;nbsp;&lt;/P&gt;&lt;P&gt;Location: host/src/main.cpp:169&lt;/P&gt;&lt;P&gt;Failed to create kernel&lt;/P&gt;&lt;P&gt;Segmentation fault (core dumped)&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 02 Jan 2019 17:49:10 GMT</pubDate>
      <guid>https://community.intel.com/t5/OpenCL-for-CPU/Hello-I-ve-been-using-Intel-FPGA-Arria-10-Mustang-F100-A10-R10/m-p/628152#M8</guid>
      <dc:creator>IJais</dc:creator>
      <dc:date>2019-01-02T17:49:10Z</dc:date>
    </item>
    <item>
      <title>Re: Hello, 
I've been using Intel FPGA Arria 10 (Mustang-F100-A10-R10) board for running OpenVINO. Here, I could run the a10_vision_bitstreams from OpenVINO.</title>
      <link>https://community.intel.com/t5/OpenCL-for-CPU/Hello-I-ve-been-using-Intel-FPGA-Arria-10-Mustang-F100-A10-R10/m-p/628153#M9</link>
      <description>&lt;P&gt;Hello Ishu,&lt;/P&gt;&lt;P&gt;Thank you for contacting us via forum.&lt;/P&gt;&lt;P&gt;I will investigate more about your issue and send you the feedback as I get it.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;</description>
      <pubDate>Thu, 10 Jan 2019 17:39:29 GMT</pubDate>
      <guid>https://community.intel.com/t5/OpenCL-for-CPU/Hello-I-ve-been-using-Intel-FPGA-Arria-10-Mustang-F100-A10-R10/m-p/628153#M9</guid>
      <dc:creator>FawazJ_Altera</dc:creator>
      <dc:date>2019-01-10T17:39:29Z</dc:date>
    </item>
  </channel>
</rss>

