<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic About memory mode in Intel® Optane™ Persistent Memory</title>
    <link>https://community.intel.com/t5/Intel-Optane-Persistent-Memory/About-memory-mode/m-p/1381942#M314</link>
    <description>Hello SteveScargall&lt;BR /&gt;&lt;BR /&gt;Thanks for your reply.&lt;BR /&gt;Sorry I can't post my reply with my phone successfully, so I make a new question.&lt;BR /&gt;The PMem we purchased has not arrived yet, we need to use simulation methods to do some solution verification in the early stage.&lt;BR /&gt;Our purpose is to build a memory pool with PMem.&lt;BR /&gt;If PMem is configured in memory mode, the memory seen by the operating system or the third-party tools is&lt;BR /&gt;(1) The original DRAM + PMem is used as memory&lt;BR /&gt;(2) Only PMem is used as memory&lt;BR /&gt;Which form of the above will we see?&lt;BR /&gt;Can the original DRAM still be seen?</description>
    <pubDate>Thu, 05 May 2022 06:07:06 GMT</pubDate>
    <dc:creator>fyc</dc:creator>
    <dc:date>2022-05-05T06:07:06Z</dc:date>
    <item>
      <title>About memory mode</title>
      <link>https://community.intel.com/t5/Intel-Optane-Persistent-Memory/About-memory-mode/m-p/1381942#M314</link>
      <description>Hello SteveScargall&lt;BR /&gt;&lt;BR /&gt;Thanks for your reply.&lt;BR /&gt;Sorry I can't post my reply with my phone successfully, so I make a new question.&lt;BR /&gt;The PMem we purchased has not arrived yet, we need to use simulation methods to do some solution verification in the early stage.&lt;BR /&gt;Our purpose is to build a memory pool with PMem.&lt;BR /&gt;If PMem is configured in memory mode, the memory seen by the operating system or the third-party tools is&lt;BR /&gt;(1) The original DRAM + PMem is used as memory&lt;BR /&gt;(2) Only PMem is used as memory&lt;BR /&gt;Which form of the above will we see?&lt;BR /&gt;Can the original DRAM still be seen?</description>
      <pubDate>Thu, 05 May 2022 06:07:06 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Optane-Persistent-Memory/About-memory-mode/m-p/1381942#M314</guid>
      <dc:creator>fyc</dc:creator>
      <dc:date>2022-05-05T06:07:06Z</dc:date>
    </item>
    <item>
      <title>Re: About memory mode</title>
      <link>https://community.intel.com/t5/Intel-Optane-Persistent-Memory/About-memory-mode/m-p/1382049#M315</link>
      <description>&lt;P&gt;When the system is configured in Memory Mode, the DRAM is used by the memory controller as a cache, so the OS does not have access to it. The total memory capacity seen by the OS will be the capacity of PMem only. For example, if your system uses an 8+8 memory population configuration with a 4:1 ratio of PMem:DRAM, you would have (8x128GB PMem = 1024GB) + (8 x 32GB DDR4 = 256GB). The OS would see 1024GB of memory using commands such as `lsmem`, `free -m`, etc and treat it as volatile memory. It cannot see or directly use the DRAM as this is handled by the memory controller.&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Using the same memory population and configuring the platform in AppDirect, the OS would see and have access to both the DRAM and PMem for a total of 1280GB. However, it's now up to the application or system administrator to decide and configure how the memory is accessed as this is not automatic. If the application is not PMem aware, there is a growing set of Memory Tiering solutions available that can assist unmodified applications to consume both DRAM and PMem, including:&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;UL&gt;
&lt;LI&gt;Linux Kernel Memory Tiering - Available in Kernel v5.15 or later
&lt;UL&gt;
&lt;LI&gt;If you want to build your own Kernel with all the latest features, see the &lt;A href="https://git.kernel.org/pub/scm/linux/kernel/git/vishal/tiering.git/log/?h=tiering-0.8" target="_blank" rel="noopener"&gt;Intel branch&lt;/A&gt;&lt;/LI&gt;
&lt;LI&gt;The &lt;A href="https://git.kernel.org/pub/scm/linux/kernel/git/vishal/tiering.git/tree/README-tiering.txt?h=tiering-0.8" target="_blank" rel="noopener"&gt;README-tiering.md&lt;/A&gt; has more information for the features. 5.15 has the demotion code. The Intel branch has both demotion and promotion features.&amp;nbsp;&lt;/LI&gt;
&lt;/UL&gt;
&lt;/LI&gt;
&lt;LI&gt;Linux System RAM - Available in Kernel v5.1 or later
&lt;UL&gt;
&lt;LI&gt;Read&amp;nbsp;&lt;A href="https://stevescargall.com/2019/07/09/how-to-extend-volatile-system-memory-ram-using-persistent-memory-on-linux/" target="_blank" rel="noopener"&gt;How To Extend Volatile System Memory (RAM) using Persistent Memory on Linux&lt;/A&gt;&lt;/LI&gt;
&lt;/UL&gt;
&lt;/LI&gt;
&lt;LI&gt;&lt;A href="https://memverge.com/" target="_blank" rel="noopener"&gt;MemVerge Memory Engine&lt;/A&gt;&lt;/LI&gt;
&lt;LI&gt;MemKind Transparent Tiering
&lt;UL&gt;
&lt;LI&gt;See the &lt;A href="http://memkind.github.io/memkind/man_pages/memtier.html" target="_blank" rel="noopener"&gt;MemTier library&lt;/A&gt;&lt;/LI&gt;
&lt;/UL&gt;
&lt;/LI&gt;
&lt;LI&gt;Many research allocator papers and solutions&lt;/LI&gt;
&lt;/UL&gt;
&lt;P&gt;The above solutions achieve transparent memory, much like Memory Mode, but using software instead.&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 05 May 2022 14:22:01 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Optane-Persistent-Memory/About-memory-mode/m-p/1382049#M315</guid>
      <dc:creator>SteveScargall</dc:creator>
      <dc:date>2022-05-05T14:22:01Z</dc:date>
    </item>
  </channel>
</rss>

