<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Brawell PLTRST#  Issue in Mobile and Desktop Processors</title>
    <link>https://community.intel.com/t5/Mobile-and-Desktop-Processors/Brawell-PLTRST-Issue/m-p/450070#M20609</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;   There is a issue about PLTRST# . The platform is Braswell N3010 and TI PMIC (TPS650842). I do the power up without BIOS code, the power sequence seems to be good, but PLTRST#  can't rise up after the VCCAPWROK &amp;amp; COREPWROK  asserted by PMIC, and lpc_clkout0 is low. Then i check the 19.2MHz crystal. I removed the C1&amp;amp;C2(both 18pF), and used the scope probe touch the OSCIN &amp;amp; OSCOUT pin several times, after that lpc_clkout0 outputs 19.2MHz clock wave at 3.3V amplitude and the PLTRST#  rise up!  I reproduced this phenomenon 5-10 times, the number of probe touch times is different, it's hard to reproduce. What's the issue?&lt;/P&gt;&lt;P&gt;     the attached file is 19.2MHz OSCIN&amp;amp;OSCOUT scope shot.&lt;/P&gt;&lt;P&gt;OSCIN:&lt;/P&gt;&lt;P&gt; &lt;/P&gt;&lt;P&gt;OSCOUT&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Kevin&lt;/P&gt;</description>
    <pubDate>Mon, 25 Jul 2016 06:43:13 GMT</pubDate>
    <dc:creator>KChen85</dc:creator>
    <dc:date>2016-07-25T06:43:13Z</dc:date>
    <item>
      <title>Brawell PLTRST#  Issue</title>
      <link>https://community.intel.com/t5/Mobile-and-Desktop-Processors/Brawell-PLTRST-Issue/m-p/450070#M20609</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;   There is a issue about PLTRST# . The platform is Braswell N3010 and TI PMIC (TPS650842). I do the power up without BIOS code, the power sequence seems to be good, but PLTRST#  can't rise up after the VCCAPWROK &amp;amp; COREPWROK  asserted by PMIC, and lpc_clkout0 is low. Then i check the 19.2MHz crystal. I removed the C1&amp;amp;C2(both 18pF), and used the scope probe touch the OSCIN &amp;amp; OSCOUT pin several times, after that lpc_clkout0 outputs 19.2MHz clock wave at 3.3V amplitude and the PLTRST#  rise up!  I reproduced this phenomenon 5-10 times, the number of probe touch times is different, it's hard to reproduce. What's the issue?&lt;/P&gt;&lt;P&gt;     the attached file is 19.2MHz OSCIN&amp;amp;OSCOUT scope shot.&lt;/P&gt;&lt;P&gt;OSCIN:&lt;/P&gt;&lt;P&gt; &lt;/P&gt;&lt;P&gt;OSCOUT&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Kevin&lt;/P&gt;</description>
      <pubDate>Mon, 25 Jul 2016 06:43:13 GMT</pubDate>
      <guid>https://community.intel.com/t5/Mobile-and-Desktop-Processors/Brawell-PLTRST-Issue/m-p/450070#M20609</guid>
      <dc:creator>KChen85</dc:creator>
      <dc:date>2016-07-25T06:43:13Z</dc:date>
    </item>
    <item>
      <title>Re: Brawell PLTRST#  Issue</title>
      <link>https://community.intel.com/t5/Mobile-and-Desktop-Processors/Brawell-PLTRST-Issue/m-p/450071#M20610</link>
      <description>&lt;P&gt;Hi Kevin,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt; &lt;P&gt;&amp;nbsp;&lt;/P&gt;I sent you a private message. &lt;P&gt;&amp;nbsp;&lt;/P&gt; &lt;P&gt;&amp;nbsp;&lt;/P&gt;Regards,&lt;P&gt;&amp;nbsp;&lt;/P&gt;Mike C</description>
      <pubDate>Wed, 27 Jul 2016 17:48:34 GMT</pubDate>
      <guid>https://community.intel.com/t5/Mobile-and-Desktop-Processors/Brawell-PLTRST-Issue/m-p/450071#M20610</guid>
      <dc:creator>idata</dc:creator>
      <dc:date>2016-07-27T17:48:34Z</dc:date>
    </item>
    <item>
      <title>Re: Brawell PLTRST#  Issue</title>
      <link>https://community.intel.com/t5/Mobile-and-Desktop-Processors/Brawell-PLTRST-Issue/m-p/450072#M20611</link>
      <description>&lt;P&gt;Hi Kevin,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt; &lt;P&gt;&amp;nbsp;&lt;/P&gt;I answered you through the private message.&lt;P&gt;&amp;nbsp;&lt;/P&gt; &lt;P&gt;&amp;nbsp;&lt;/P&gt;Mike C&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 28 Jul 2016 15:57:35 GMT</pubDate>
      <guid>https://community.intel.com/t5/Mobile-and-Desktop-Processors/Brawell-PLTRST-Issue/m-p/450072#M20611</guid>
      <dc:creator>idata</dc:creator>
      <dc:date>2016-07-28T15:57:35Z</dc:date>
    </item>
  </channel>
</rss>

