<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic PCIe x16 splitter in Mobile and Desktop Processors</title>
    <link>https://community.intel.com/t5/Mobile-and-Desktop-Processors/PCIe-x16-splitter/m-p/588346#M31933</link>
    <description>&lt;P&gt;Hi &lt;/P&gt;&lt;P&gt;Are the PCIe lanes provided on the x16 socket (for dedicated gpu) any different than the ones provided by the remaining sockets?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is it possible to split the lanes to 16 times x1 and would the OS support devices conneced to those lanes without driver modifications? &lt;/P&gt;</description>
    <pubDate>Tue, 09 Jan 2018 12:19:54 GMT</pubDate>
    <dc:creator>SKran</dc:creator>
    <dc:date>2018-01-09T12:19:54Z</dc:date>
    <item>
      <title>PCIe x16 splitter</title>
      <link>https://community.intel.com/t5/Mobile-and-Desktop-Processors/PCIe-x16-splitter/m-p/588346#M31933</link>
      <description>&lt;P&gt;Hi &lt;/P&gt;&lt;P&gt;Are the PCIe lanes provided on the x16 socket (for dedicated gpu) any different than the ones provided by the remaining sockets?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is it possible to split the lanes to 16 times x1 and would the OS support devices conneced to those lanes without driver modifications? &lt;/P&gt;</description>
      <pubDate>Tue, 09 Jan 2018 12:19:54 GMT</pubDate>
      <guid>https://community.intel.com/t5/Mobile-and-Desktop-Processors/PCIe-x16-splitter/m-p/588346#M31933</guid>
      <dc:creator>SKran</dc:creator>
      <dc:date>2018-01-09T12:19:54Z</dc:date>
    </item>
    <item>
      <title>Re: PCIe x16 splitter</title>
      <link>https://community.intel.com/t5/Mobile-and-Desktop-Processors/PCIe-x16-splitter/m-p/588347#M31934</link>
      <description>&lt;P&gt;Hello secures,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt; I understand you are having some question of how the PCIe lanes are distributed. Allow me to help you regarding these questions you are having.&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;In this case, the lanes that the processor provides are, as you mentioned, just for graphics. The motherboard will provide extra PCIe lanes nonetheless; the purpose of those lanes will be different, for example, a Wi-Fi card or Raid controller. There is no way to split the lanes, the motherboard will make sure are correctly distributed. In the case you would like to do a deeper research about the distribution you can look for support on our &lt;A href="https://software.intel.com/en-us/home"&gt;https://software.intel.com/en-us/home&lt;/A&gt; Developer Zone or in &lt;A href="https://www.intel.com/content/www/us/en/design/resource-design-center.html"&gt;https://www.intel.com/content/www/us/en/design/resource-design-center.html&lt;/A&gt; Resource and Design for Development with Intel®.&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;I hope this answers all your questions.&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;Antony S.</description>
      <pubDate>Tue, 09 Jan 2018 21:04:44 GMT</pubDate>
      <guid>https://community.intel.com/t5/Mobile-and-Desktop-Processors/PCIe-x16-splitter/m-p/588347#M31934</guid>
      <dc:creator>idata</dc:creator>
      <dc:date>2018-01-09T21:04:44Z</dc:date>
    </item>
  </channel>
</rss>

