<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Query on Decap in Mobile and Desktop Processors</title>
    <link>https://community.intel.com/t5/Mobile-and-Desktop-Processors/Query-on-Decap/m-p/707973#M42335</link>
    <description>&lt;P&gt;We are designing a board based on ICL Y and we are referring " 575901_ICL_Y42_LPDDR4_RDK_SCH_REV1P3" as reference schematics for our design. C731 is a 3 pin decap in sch and layout. Can we know why 3 pin decap is used here? Please provide datasheet and MPN of that. Also can we use 2 pin cap with same value instead of this?&lt;/P&gt;</description>
    <pubDate>Fri, 15 Nov 2019 18:10:35 GMT</pubDate>
    <dc:creator>KMANO3</dc:creator>
    <dc:date>2019-11-15T18:10:35Z</dc:date>
    <item>
      <title>Query on Decap</title>
      <link>https://community.intel.com/t5/Mobile-and-Desktop-Processors/Query-on-Decap/m-p/707973#M42335</link>
      <description>&lt;P&gt;We are designing a board based on ICL Y and we are referring " 575901_ICL_Y42_LPDDR4_RDK_SCH_REV1P3" as reference schematics for our design. C731 is a 3 pin decap in sch and layout. Can we know why 3 pin decap is used here? Please provide datasheet and MPN of that. Also can we use 2 pin cap with same value instead of this?&lt;/P&gt;</description>
      <pubDate>Fri, 15 Nov 2019 18:10:35 GMT</pubDate>
      <guid>https://community.intel.com/t5/Mobile-and-Desktop-Processors/Query-on-Decap/m-p/707973#M42335</guid>
      <dc:creator>KMANO3</dc:creator>
      <dc:date>2019-11-15T18:10:35Z</dc:date>
    </item>
    <item>
      <title>Re: Query on Decap</title>
      <link>https://community.intel.com/t5/Mobile-and-Desktop-Processors/Query-on-Decap/m-p/707974#M42336</link>
      <description>&lt;P&gt;Hello KMANO3&lt;/P&gt;&lt;P&gt;Thank you for posting on the Intel® communities.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regarding your inquiry about the information requested and considering you are designing a board based on Intel® Ice Lake Processors, we recommend you to refer to our &lt;A href="https://www.intel.com/content/www/us/en/design/resource-design-center.html" target="_self" alt="https://www.intel.com/content/www/us/en/design/resource-design-center.html"&gt;&lt;B&gt;Resource &amp;amp; Design Center&lt;/B&gt;&lt;/A&gt; where you might find technical documentation, software, tools, and support you need to design and build with Intel® products.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Andrew G.&lt;/P&gt;&lt;P&gt;Intel Customer Support Technician&lt;/P&gt;&lt;P&gt;A Contingent Worker at Intel&lt;/P&gt;</description>
      <pubDate>Sat, 16 Nov 2019 11:04:20 GMT</pubDate>
      <guid>https://community.intel.com/t5/Mobile-and-Desktop-Processors/Query-on-Decap/m-p/707974#M42336</guid>
      <dc:creator>AndrewG_Intel</dc:creator>
      <dc:date>2019-11-16T11:04:20Z</dc:date>
    </item>
  </channel>
</rss>

