<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Machine check exception decoding information in Mobile and Desktop Processors</title>
    <link>https://community.intel.com/t5/Mobile-and-Desktop-Processors/Machine-check-exception-decoding-information/m-p/267521#M4522</link>
    <description>&lt;P&gt;I'm Anna Lanzaro, a PhD student of the University of Naples doing some&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt; research about the Machine Check Architecture (MCA). I was wondering&lt;P&gt;&amp;nbsp;&lt;/P&gt; whether you have some information about the correspondence between the&lt;P&gt;&amp;nbsp;&lt;/P&gt; banks of the MCA and the hardware units they are related to. I was&lt;P&gt;&amp;nbsp;&lt;/P&gt; reading the Intel documentation about how to decode machine check&lt;P&gt;&amp;nbsp;&lt;/P&gt; errors ( Intel® 64 and IA-32 Architectures Software Developer's Manual&lt;P&gt;&amp;nbsp;&lt;/P&gt; Volume 3 System Programming Guide&lt;P&gt;&amp;nbsp;&lt;/P&gt; &lt;A href="http://www.intel.com/content/www/us/en/architecture-and-technology/64-ia-32-architectures-software-developer-system-programming-manual-325384.html"&gt;http://www.intel.com/content/www/us/en/architecture-and-technology/64-ia-32-architectures-software-developer-system-programming-manual-325384.html&lt;/A&gt; &lt;A href="http://www.intel.com/content/www/us/en/architecture-and-technology/64-ia-32-architectures-software-developer-system-programming-manual-325384.html"&gt;http://www.intel.com/content/www/us/en/architecture-and-technology/64-ia-32-architectures-software-developer-system-programming-manual-325384.html&lt;/A&gt;).&lt;P&gt;&amp;nbsp;&lt;/P&gt; &lt;P&gt;&amp;nbsp;&lt;/P&gt; For example I saw that MC8_STATUS may be related to the memory&lt;P&gt;&amp;nbsp;&lt;/P&gt; controller, but I don't have this information for the processor i7&lt;P&gt;&amp;nbsp;&lt;/P&gt; Sandy Bridge family 06_2AH and I didn't find any documentation at all.&lt;P&gt;&amp;nbsp;&lt;/P&gt; &lt;P&gt;&amp;nbsp;&lt;/P&gt; Please, could you tell me how all the MCi_STATUS (i=0,1...8) registers&lt;P&gt;&amp;nbsp;&lt;/P&gt; map each hardware units on my processor and how I can decode them?&lt;P&gt;&lt;/P&gt;&lt;P&gt;Anna&lt;/P&gt;</description>
    <pubDate>Thu, 08 Mar 2012 10:45:28 GMT</pubDate>
    <dc:creator>idata</dc:creator>
    <dc:date>2012-03-08T10:45:28Z</dc:date>
    <item>
      <title>Machine check exception decoding information</title>
      <link>https://community.intel.com/t5/Mobile-and-Desktop-Processors/Machine-check-exception-decoding-information/m-p/267521#M4522</link>
      <description>&lt;P&gt;I'm Anna Lanzaro, a PhD student of the University of Naples doing some&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt; research about the Machine Check Architecture (MCA). I was wondering&lt;P&gt;&amp;nbsp;&lt;/P&gt; whether you have some information about the correspondence between the&lt;P&gt;&amp;nbsp;&lt;/P&gt; banks of the MCA and the hardware units they are related to. I was&lt;P&gt;&amp;nbsp;&lt;/P&gt; reading the Intel documentation about how to decode machine check&lt;P&gt;&amp;nbsp;&lt;/P&gt; errors ( Intel® 64 and IA-32 Architectures Software Developer's Manual&lt;P&gt;&amp;nbsp;&lt;/P&gt; Volume 3 System Programming Guide&lt;P&gt;&amp;nbsp;&lt;/P&gt; &lt;A href="http://www.intel.com/content/www/us/en/architecture-and-technology/64-ia-32-architectures-software-developer-system-programming-manual-325384.html"&gt;http://www.intel.com/content/www/us/en/architecture-and-technology/64-ia-32-architectures-software-developer-system-programming-manual-325384.html&lt;/A&gt; &lt;A href="http://www.intel.com/content/www/us/en/architecture-and-technology/64-ia-32-architectures-software-developer-system-programming-manual-325384.html"&gt;http://www.intel.com/content/www/us/en/architecture-and-technology/64-ia-32-architectures-software-developer-system-programming-manual-325384.html&lt;/A&gt;).&lt;P&gt;&amp;nbsp;&lt;/P&gt; &lt;P&gt;&amp;nbsp;&lt;/P&gt; For example I saw that MC8_STATUS may be related to the memory&lt;P&gt;&amp;nbsp;&lt;/P&gt; controller, but I don't have this information for the processor i7&lt;P&gt;&amp;nbsp;&lt;/P&gt; Sandy Bridge family 06_2AH and I didn't find any documentation at all.&lt;P&gt;&amp;nbsp;&lt;/P&gt; &lt;P&gt;&amp;nbsp;&lt;/P&gt; Please, could you tell me how all the MCi_STATUS (i=0,1...8) registers&lt;P&gt;&amp;nbsp;&lt;/P&gt; map each hardware units on my processor and how I can decode them?&lt;P&gt;&lt;/P&gt;&lt;P&gt;Anna&lt;/P&gt;</description>
      <pubDate>Thu, 08 Mar 2012 10:45:28 GMT</pubDate>
      <guid>https://community.intel.com/t5/Mobile-and-Desktop-Processors/Machine-check-exception-decoding-information/m-p/267521#M4522</guid>
      <dc:creator>idata</dc:creator>
      <dc:date>2012-03-08T10:45:28Z</dc:date>
    </item>
    <item>
      <title>Re: Machine check exception decoding information</title>
      <link>https://community.intel.com/t5/Mobile-and-Desktop-Processors/Machine-check-exception-decoding-information/m-p/267522#M4523</link>
      <description>&lt;P&gt;I see that you are looking for very specific technical information.&lt;/P&gt;&lt;P&gt;In this particular case, the type of information that you are looking for can only be provided by a Field Application Engineer (FAE).&lt;/P&gt;&lt;P&gt;In order to talk to a Field Application Engineer (FAE), please call any of our local Authorized Intel® Distributors, and ask them to put you in contact with a Field Application Engineer (FAE).&lt;/P&gt;&lt;P&gt;You can find a list of Authorized Intel® Distributors at:&lt;/P&gt;&lt;P&gt;&lt;A href="http://www.intel.com/cd/channel/reseller/asmo-na/eng/227304.htm"&gt;http://www.intel.com/cd/channel/reseller/asmo-na/eng/227304.htm&lt;/A&gt; &lt;A href="http://www.intel.com/cd/channel/reseller/asmo-na/eng/227304.htm"&gt;http://www.intel.com/cd/channel/reseller/asmo-na/eng/227304.htm&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;If you are outside the United States, please access the following link and select a location, to find the closest authorized distributor:&lt;/P&gt;&lt;P&gt;&lt;A href="http://premierlocator.intel.com/Default.aspx"&gt;http://premierlocator.intel.com/Default.aspx&lt;/A&gt; &lt;A href="http://premierlocator.intel.com/Default.aspx"&gt;http://premierlocator.intel.com/Default.aspx&lt;/A&gt;&lt;/P&gt;</description>
      <pubDate>Thu, 08 Mar 2012 21:06:38 GMT</pubDate>
      <guid>https://community.intel.com/t5/Mobile-and-Desktop-Processors/Machine-check-exception-decoding-information/m-p/267522#M4523</guid>
      <dc:creator>Adolfo_S_Intel2</dc:creator>
      <dc:date>2012-03-08T21:06:38Z</dc:date>
    </item>
  </channel>
</rss>

