<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic how to optimize Level 2 cache in 4th gen xeon processor in Mobile and Desktop Processors</title>
    <link>https://community.intel.com/t5/Mobile-and-Desktop-Processors/how-to-optimize-Level-2-cache-in-4th-gen-xeon-processor/m-p/1494301#M63608</link>
    <description>&lt;P&gt;I got the follow msg from pqos on 4th gen xeon processor, from it I can see the l2 cache also support allocation, but L2 cache is dedicate for each core, not like L3 cache is sharing with all cores, so why L2 cache support allocation, and in what&amp;nbsp;&lt;SPAN&gt;circumstances it will need allocation, and what we can do to opimize it compare to 2th gen xeon processors&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&lt;BR /&gt;NOTE: Mixed use of MSR and kernel interfaces to manage&lt;BR /&gt;CAT or CMT &amp;amp; MBM may lead to unexpected behavior.&lt;BR /&gt;Hardware capabilities&lt;BR /&gt;Monitoring&lt;BR /&gt;Cache Monitoring Technology (CMT) events:&lt;BR /&gt;LLC Occupancy (LLC)&lt;BR /&gt;Memory Bandwidth Monitoring (MBM) events:&lt;BR /&gt;Total Memory Bandwidth (TMEM)&lt;BR /&gt;Local Memory Bandwidth (LMEM)&lt;BR /&gt;Remote Memory Bandwidth (RMEM) (calculated)&lt;BR /&gt;PMU events:&lt;BR /&gt;Instructions/Clock (IPC)&lt;BR /&gt;LLC misses&lt;BR /&gt;Allocation&lt;BR /&gt;Cache Allocation Technology (CAT)&lt;BR /&gt;L3 CAT&lt;BR /&gt;CDP: disabled&lt;BR /&gt;Num COS: 15&lt;BR /&gt;L2 CAT&lt;BR /&gt;CDP: disabled&lt;BR /&gt;Num COS: 8&lt;BR /&gt;Memory Bandwidth Allocation (MBA)&lt;BR /&gt;Num COS: 15&lt;/SPAN&gt;&lt;/P&gt;</description>
    <pubDate>Fri, 09 Jun 2023 05:48:53 GMT</pubDate>
    <dc:creator>chenxj</dc:creator>
    <dc:date>2023-06-09T05:48:53Z</dc:date>
    <item>
      <title>how to optimize Level 2 cache in 4th gen xeon processor</title>
      <link>https://community.intel.com/t5/Mobile-and-Desktop-Processors/how-to-optimize-Level-2-cache-in-4th-gen-xeon-processor/m-p/1494301#M63608</link>
      <description>&lt;P&gt;I got the follow msg from pqos on 4th gen xeon processor, from it I can see the l2 cache also support allocation, but L2 cache is dedicate for each core, not like L3 cache is sharing with all cores, so why L2 cache support allocation, and in what&amp;nbsp;&lt;SPAN&gt;circumstances it will need allocation, and what we can do to opimize it compare to 2th gen xeon processors&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&lt;BR /&gt;NOTE: Mixed use of MSR and kernel interfaces to manage&lt;BR /&gt;CAT or CMT &amp;amp; MBM may lead to unexpected behavior.&lt;BR /&gt;Hardware capabilities&lt;BR /&gt;Monitoring&lt;BR /&gt;Cache Monitoring Technology (CMT) events:&lt;BR /&gt;LLC Occupancy (LLC)&lt;BR /&gt;Memory Bandwidth Monitoring (MBM) events:&lt;BR /&gt;Total Memory Bandwidth (TMEM)&lt;BR /&gt;Local Memory Bandwidth (LMEM)&lt;BR /&gt;Remote Memory Bandwidth (RMEM) (calculated)&lt;BR /&gt;PMU events:&lt;BR /&gt;Instructions/Clock (IPC)&lt;BR /&gt;LLC misses&lt;BR /&gt;Allocation&lt;BR /&gt;Cache Allocation Technology (CAT)&lt;BR /&gt;L3 CAT&lt;BR /&gt;CDP: disabled&lt;BR /&gt;Num COS: 15&lt;BR /&gt;L2 CAT&lt;BR /&gt;CDP: disabled&lt;BR /&gt;Num COS: 8&lt;BR /&gt;Memory Bandwidth Allocation (MBA)&lt;BR /&gt;Num COS: 15&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Fri, 09 Jun 2023 05:48:53 GMT</pubDate>
      <guid>https://community.intel.com/t5/Mobile-and-Desktop-Processors/how-to-optimize-Level-2-cache-in-4th-gen-xeon-processor/m-p/1494301#M63608</guid>
      <dc:creator>chenxj</dc:creator>
      <dc:date>2023-06-09T05:48:53Z</dc:date>
    </item>
    <item>
      <title>Re:how to optimize Level 2 cache in 4th gen xeon processor</title>
      <link>https://community.intel.com/t5/Mobile-and-Desktop-Processors/how-to-optimize-Level-2-cache-in-4th-gen-xeon-processor/m-p/1494533#M63620</link>
      <description>&lt;P&gt;Thank you for reaching out to the Intel® Communities,&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;We appreciate your contacting us with your inquiry related to L2 cache allocation on Intel® Xeon® Scalable Processors.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;In order to continue we would like to gather the following details in order to continue:&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;What is the current model of Intel® Xeon® Scalable Processor you are currently using?&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;Are you experiencing any issues related to the l2 cache?&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;What is the current OS version you running on your system?&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;This important information will allow us to get more details related to your environment to determine the circumstances in which the L2 cache will need allocation and also how to find ways to optimize the l2 chace.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;We will be waiting for your response, in case we don't receive it we will follow up in 3 business days.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Best regards,&amp;nbsp;&lt;/P&gt;&lt;P&gt;Robert Q.&lt;/P&gt;&lt;P&gt;Intel Customer Support Technician&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;BR /&gt;</description>
      <pubDate>Fri, 09 Jun 2023 19:55:26 GMT</pubDate>
      <guid>https://community.intel.com/t5/Mobile-and-Desktop-Processors/how-to-optimize-Level-2-cache-in-4th-gen-xeon-processor/m-p/1494533#M63620</guid>
      <dc:creator>Robert_Q_Intel</dc:creator>
      <dc:date>2023-06-09T19:55:26Z</dc:date>
    </item>
    <item>
      <title>Re:how to optimize Level 2 cache in 4th gen xeon processor</title>
      <link>https://community.intel.com/t5/Mobile-and-Desktop-Processors/how-to-optimize-Level-2-cache-in-4th-gen-xeon-processor/m-p/1495580#M63670</link>
      <description>&lt;P&gt;Hello chenxj,&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Were you able to check the previous post?&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Let us know if you still need assistance.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Best regards,&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Robert Q.&amp;nbsp;&lt;/P&gt;&lt;P&gt;Intel Customer Support Technician&lt;/P&gt;&lt;BR /&gt;</description>
      <pubDate>Wed, 14 Jun 2023 05:57:07 GMT</pubDate>
      <guid>https://community.intel.com/t5/Mobile-and-Desktop-Processors/how-to-optimize-Level-2-cache-in-4th-gen-xeon-processor/m-p/1495580#M63670</guid>
      <dc:creator>Robert_Q_Intel</dc:creator>
      <dc:date>2023-06-14T05:57:07Z</dc:date>
    </item>
    <item>
      <title>cant update my previous post</title>
      <link>https://community.intel.com/t5/Mobile-and-Desktop-Processors/how-to-optimize-Level-2-cache-in-4th-gen-xeon-processor/m-p/1495581#M63687</link>
      <description>&lt;A href="https://community.intel.com/t5/Processors/how-to-optimize-Level-2-cache-in-4th-gen-xeon-processor/m-p/1495580/emcs_t/S2h8ZW1haWx8dG9waWNfc3Vic2NyaXB0aW9ufExJVkFWNTNRRzJBQVZPfDE0OTU1ODB8U1VCU0NSSVBUSU9OU3xoSw" target="_blank"&gt;https://community.intel.com/t5/Processors/how-to-optimize-Level-2-cache-in-4th-gen-xeon-processor/m-p/1495580/emcs_t/S2h8ZW1haWx8dG9waWNfc3Vic2NyaXB0aW9ufExJVkFWNTNRRzJBQVZPfDE0OTU1ODB8U1VCU0NSSVBUSU9OU3xoSw&lt;/A&gt; I just cant reply to my post or guys follow the post. what's the problem?</description>
      <pubDate>Wed, 14 Jun 2023 06:02:18 GMT</pubDate>
      <guid>https://community.intel.com/t5/Mobile-and-Desktop-Processors/how-to-optimize-Level-2-cache-in-4th-gen-xeon-processor/m-p/1495581#M63687</guid>
      <dc:creator>chenxj</dc:creator>
      <dc:date>2023-06-14T06:02:18Z</dc:date>
    </item>
    <item>
      <title>Re:how to optimize Level 2 cache in 4th gen xeon processor</title>
      <link>https://community.intel.com/t5/Mobile-and-Desktop-Processors/how-to-optimize-Level-2-cache-in-4th-gen-xeon-processor/m-p/1496527#M63718</link>
      <description>&lt;P&gt;Hello chenxj,&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Thank you for your reply&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;We indeed posted a follow-up on your forum, please let us know, the information was as follows:&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;In order to continue we would like to gather the following details in order to continue:&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;What is the current model of Intel® Xeon® Scalable Processor you are currently using?&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;Are you experiencing any issues related to the l2 cache?&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;What is the current OS version you running on your system?&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;This important information will allow us to get more details related to your environment to determine the circumstances in which the L2 cache will need allocation and also how to find ways to optimize the l2 chace.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;We will be waiting for your response, in case we don't receive it we will follow up in 3 business days.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Best regards,&amp;nbsp;&lt;/P&gt;&lt;P&gt;Robert Q.&lt;/P&gt;&lt;P&gt;Intel Customer Support Technician&lt;/P&gt;&lt;BR /&gt;</description>
      <pubDate>Fri, 16 Jun 2023 17:40:32 GMT</pubDate>
      <guid>https://community.intel.com/t5/Mobile-and-Desktop-Processors/how-to-optimize-Level-2-cache-in-4th-gen-xeon-processor/m-p/1496527#M63718</guid>
      <dc:creator>Robert_Q_Intel</dc:creator>
      <dc:date>2023-06-16T17:40:32Z</dc:date>
    </item>
    <item>
      <title>Re:how to optimize Level 2 cache in 4th gen xeon processor</title>
      <link>https://community.intel.com/t5/Mobile-and-Desktop-Processors/how-to-optimize-Level-2-cache-in-4th-gen-xeon-processor/m-p/1497963#M63823</link>
      <description>&lt;P&gt;Hello chenxj,&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Were you able to check the previous post?&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Let us know if you still need assistance.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Best regards,&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Robert Q.&amp;nbsp;&lt;/P&gt;&lt;P&gt;Intel Customer Support Technician&lt;/P&gt;&lt;BR /&gt;</description>
      <pubDate>Thu, 22 Jun 2023 00:18:16 GMT</pubDate>
      <guid>https://community.intel.com/t5/Mobile-and-Desktop-Processors/how-to-optimize-Level-2-cache-in-4th-gen-xeon-processor/m-p/1497963#M63823</guid>
      <dc:creator>Robert_Q_Intel</dc:creator>
      <dc:date>2023-06-22T00:18:16Z</dc:date>
    </item>
    <item>
      <title>Re:how to optimize Level 2 cache in 4th gen xeon processor</title>
      <link>https://community.intel.com/t5/Mobile-and-Desktop-Processors/how-to-optimize-Level-2-cache-in-4th-gen-xeon-processor/m-p/1498752#M63865</link>
      <description>&lt;P&gt;Hello chenxj,&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;We have not heard back from you, so we will close this thread. If you need any additional information, please submit a new question as this thread will no longer be monitored.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Best regards,&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Robert Q.&amp;nbsp;&lt;/P&gt;&lt;P&gt;Intel Customer Support Technician&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;BR /&gt;</description>
      <pubDate>Sat, 24 Jun 2023 00:09:25 GMT</pubDate>
      <guid>https://community.intel.com/t5/Mobile-and-Desktop-Processors/how-to-optimize-Level-2-cache-in-4th-gen-xeon-processor/m-p/1498752#M63865</guid>
      <dc:creator>Robert_Q_Intel</dc:creator>
      <dc:date>2023-06-24T00:09:25Z</dc:date>
    </item>
  </channel>
</rss>

