<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re:Cyclone V Soldering Process in Mobile and Desktop Processors</title>
    <link>https://community.intel.com/t5/Mobile-and-Desktop-Processors/Cyclone-V-Soldering-Process/m-p/1515093#M64795</link>
    <description>&lt;P&gt;Hello, &lt;a href="https://community.intel.com/t5/user/viewprofilepage/user-id/308379"&gt;@Binoyjohnson&lt;/a&gt;&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank&amp;nbsp;you&amp;nbsp;for&amp;nbsp;posting&amp;nbsp;on&amp;nbsp;the&amp;nbsp;Intel®&amp;nbsp;communities.&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;For any&amp;nbsp;issues, inquiries, documentation or license,&amp;nbsp;please go&amp;nbsp;to the&amp;nbsp;&lt;A href="https://community.intel.com/t5/FPGA/ct-p/fpga" rel="noopener noreferrer" target="_blank"&gt;Intel Community - FPGAs and Programmable Solutions&lt;/A&gt;&amp;nbsp;and post your question on the appropriate subforum topic.&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you for your understanding.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best regards,&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Jocelyn M.&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Intel Customer Support Technician.&amp;nbsp;&lt;/P&gt;&lt;BR /&gt;</description>
    <pubDate>Thu, 17 Aug 2023 17:04:47 GMT</pubDate>
    <dc:creator>Jocelyn_Intel</dc:creator>
    <dc:date>2023-08-17T17:04:47Z</dc:date>
    <item>
      <title>Cyclone V Soldering Process</title>
      <link>https://community.intel.com/t5/Mobile-and-Desktop-Processors/Cyclone-V-Soldering-Process/m-p/1514871#M64777</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;We are using cyclone V (5CSEBA4U23I7N) in one of the project. Is it recommended to assemble the SOC in the first reflow process?. Is there any problem, if the SOC pass through the second reflow it includes DDR as well, in terms of reliability. We are following the lead free reflow process.&lt;/P&gt;&lt;P&gt;Thanks Regards&lt;/P&gt;&lt;P&gt;Binoy Johnson&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 17 Aug 2023 06:11:27 GMT</pubDate>
      <guid>https://community.intel.com/t5/Mobile-and-Desktop-Processors/Cyclone-V-Soldering-Process/m-p/1514871#M64777</guid>
      <dc:creator>Binoyjohnson</dc:creator>
      <dc:date>2023-08-17T06:11:27Z</dc:date>
    </item>
    <item>
      <title>Re:Cyclone V Soldering Process</title>
      <link>https://community.intel.com/t5/Mobile-and-Desktop-Processors/Cyclone-V-Soldering-Process/m-p/1515093#M64795</link>
      <description>&lt;P&gt;Hello, &lt;a href="https://community.intel.com/t5/user/viewprofilepage/user-id/308379"&gt;@Binoyjohnson&lt;/a&gt;&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank&amp;nbsp;you&amp;nbsp;for&amp;nbsp;posting&amp;nbsp;on&amp;nbsp;the&amp;nbsp;Intel®&amp;nbsp;communities.&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;For any&amp;nbsp;issues, inquiries, documentation or license,&amp;nbsp;please go&amp;nbsp;to the&amp;nbsp;&lt;A href="https://community.intel.com/t5/FPGA/ct-p/fpga" rel="noopener noreferrer" target="_blank"&gt;Intel Community - FPGAs and Programmable Solutions&lt;/A&gt;&amp;nbsp;and post your question on the appropriate subforum topic.&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you for your understanding.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best regards,&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Jocelyn M.&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Intel Customer Support Technician.&amp;nbsp;&lt;/P&gt;&lt;BR /&gt;</description>
      <pubDate>Thu, 17 Aug 2023 17:04:47 GMT</pubDate>
      <guid>https://community.intel.com/t5/Mobile-and-Desktop-Processors/Cyclone-V-Soldering-Process/m-p/1515093#M64795</guid>
      <dc:creator>Jocelyn_Intel</dc:creator>
      <dc:date>2023-08-17T17:04:47Z</dc:date>
    </item>
  </channel>
</rss>

