<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic S2600STBR Server Board PCIe Slot Support in Intel® Xeon® Processor and Server Products</title>
    <link>https://community.intel.com/t5/Intel-Xeon-Processor-and-Server/S2600STBR-Server-Board-PCIe-Slot-Support/m-p/1277109#M20663</link>
    <description>&lt;P&gt;&lt;SPAN class="value case-description" style="word-wrap: break-word;"&gt;How many PCIe slots are dedicated to CPU1 and CPU2 with the S2600STBR server board now? Previous ST server board models (and I believe this one previously) had 3 PCIe slots per CPU and may now have 2 slots dedicated to CPU1 and 4 slots to CPU2? If a single CPU config is used, will it boot to CPU2 to access 4 PCIe slots or is a single CPU required to be in CPU1 which is now limited to 2 PCIe slots??? Is this forcing you to populate the board with 2 CPU's to have access to 3+ PCIe slots?&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;</description>
    <pubDate>Tue, 27 Apr 2021 20:35:58 GMT</pubDate>
    <dc:creator>DLaLo</dc:creator>
    <dc:date>2021-04-27T20:35:58Z</dc:date>
    <item>
      <title>S2600STBR Server Board PCIe Slot Support</title>
      <link>https://community.intel.com/t5/Intel-Xeon-Processor-and-Server/S2600STBR-Server-Board-PCIe-Slot-Support/m-p/1277109#M20663</link>
      <description>&lt;P&gt;&lt;SPAN class="value case-description" style="word-wrap: break-word;"&gt;How many PCIe slots are dedicated to CPU1 and CPU2 with the S2600STBR server board now? Previous ST server board models (and I believe this one previously) had 3 PCIe slots per CPU and may now have 2 slots dedicated to CPU1 and 4 slots to CPU2? If a single CPU config is used, will it boot to CPU2 to access 4 PCIe slots or is a single CPU required to be in CPU1 which is now limited to 2 PCIe slots??? Is this forcing you to populate the board with 2 CPU's to have access to 3+ PCIe slots?&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Tue, 27 Apr 2021 20:35:58 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Xeon-Processor-and-Server/S2600STBR-Server-Board-PCIe-Slot-Support/m-p/1277109#M20663</guid>
      <dc:creator>DLaLo</dc:creator>
      <dc:date>2021-04-27T20:35:58Z</dc:date>
    </item>
    <item>
      <title>Re:S2600STBR Server Board PCIe Slot Support</title>
      <link>https://community.intel.com/t5/Intel-Xeon-Processor-and-Server/S2600STBR-Server-Board-PCIe-Slot-Support/m-p/1278355#M20678</link>
      <description>&lt;P&gt;Hello DLaLo,&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Thank you for joining the Intel community&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;On S2600STBR, 2 PCIe slots are routed to CPU1 and 4 PCIe slots are routed to CPU2. In a single CPU configuration, the CPU must be installed in CPU1 because only CPU1 is connected to the chipset(PCH).&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;For the previous generation S2600CW, 2 PCIe slots are routed to CPU1, 3 PCIe slots are routed to CPU2 and 1 PCIe slots routed from the PCH. Therefore with a single processor config on S2600CW can use up to 3 PCIe slots (2 from CPU1 and 1 from PCH). We hope you find that useful.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Jose A.&lt;/P&gt;&lt;P&gt;Intel Customer Support Technician&lt;/P&gt;&lt;P&gt;&lt;I&gt;For firmware updates and troubleshooting tips, visit:&lt;/I&gt;&lt;/P&gt;&lt;P&gt;&lt;I&gt;&lt;A href="https://intel.com/support/serverbios" target="_blank"&gt;https://intel.com/support/serverbios&lt;/A&gt;&lt;/I&gt;&lt;/P&gt;&lt;BR /&gt;</description>
      <pubDate>Mon, 03 May 2021 02:14:11 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Xeon-Processor-and-Server/S2600STBR-Server-Board-PCIe-Slot-Support/m-p/1278355#M20678</guid>
      <dc:creator>JoseH_Intel</dc:creator>
      <dc:date>2021-05-03T02:14:11Z</dc:date>
    </item>
  </channel>
</rss>

