<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: using different bases for code, data and stack segments in Software Archive</title>
    <link>https://community.intel.com/t5/Software-Archive/using-different-bases-for-code-data-and-stack-segments/m-p/915359#M12601</link>
    <description>&lt;P&gt;&lt;FONT face="Arial" size="2"&gt;This question has made the rounds among our various technicalcontacts, but we haven't yet found any answers for you.&lt;/FONT&gt;&lt;/P&gt;
&lt;P&gt;&lt;FONT face="Arial" size="2"&gt;Are there others reading this who can provide input?&lt;/FONT&gt;&lt;/P&gt;
&lt;P&gt;&lt;FONT face="Arial" size="2"&gt;==&lt;/FONT&gt;&lt;/P&gt;&lt;FONT face="Arial" size="2"&gt;&lt;SPAN style="FONT-SIZE: 10pt; COLOR: black; FONT-FAMILY: Arial"&gt;
&lt;P class="MsoNormal" style="MARGIN: 0in 0in 0pt"&gt;&lt;SPAN style="FONT-SIZE: 10pt; COLOR: black; FONT-FAMILY: Arial"&gt;Lexi S.&lt;/SPAN&gt;&lt;SPAN style="FONT-SIZE: 11pt; COLOR: black; FONT-FAMILY: Arial"&gt;&lt;P&gt;&lt;/P&gt;&lt;/SPAN&gt;&lt;/P&gt;
&lt;P class="MsoNormal" style="MARGIN: 0in 0in 0pt"&gt;&lt;SPAN style="FONT-SIZE: 10pt; COLOR: black; FONT-FAMILY: Arial"&gt;IntelSoftware NetworkSupport&lt;/SPAN&gt;&lt;SPAN style="FONT-SIZE: 11pt; COLOR: black; FONT-FAMILY: Arial"&gt;&lt;P&gt;&lt;/P&gt;&lt;/SPAN&gt;&lt;/P&gt;
&lt;P class="MsoNormal" style="MARGIN: 0in 0in 0pt"&gt;&lt;SPAN style="FONT-SIZE: 10pt; COLOR: black; FONT-FAMILY: Arial"&gt;&lt;A href="http://www.intel.com/software"&gt;&lt;FONT color="#800080"&gt;&lt;/FONT&gt;&lt;/A&gt;&lt;A href="http://www.intel.com/software" target="_blank"&gt;http://www.intel.com/software&lt;/A&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/SPAN&gt;&lt;/FONT&gt; &lt;SPAN style="FONT-SIZE: 11pt; COLOR: black; FONT-FAMILY: Arial"&gt;&lt;P&gt;&lt;/P&gt;&lt;/SPAN&gt;&lt;P&gt;&lt;/P&gt;
&lt;P class="MsoNormal" style="MARGIN: 0in 0in 0pt"&gt;&lt;SPAN style="FONT-SIZE: 10pt; COLOR: black; FONT-FAMILY: Arial"&gt;&lt;A href="http://www.intel.com/cd/ids/developer/asmo-na/eng/58987.htm"&gt;Contact us&lt;/A&gt;&lt;/SPAN&gt;&lt;SPAN style="FONT-SIZE: 11pt; COLOR: black; FONT-FAMILY: Arial"&gt;&lt;P&gt;&lt;/P&gt;&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;/P&gt;</description>
    <pubDate>Tue, 28 Aug 2007 17:08:08 GMT</pubDate>
    <dc:creator>Intel_Software_Netw1</dc:creator>
    <dc:date>2007-08-28T17:08:08Z</dc:date>
    <item>
      <title>using different bases for code, data and stack segments</title>
      <link>https://community.intel.com/t5/Software-Archive/using-different-bases-for-code-data-and-stack-segments/m-p/915358#M12600</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;I have a question regarding the memory models. As far as I know under windows, CS and DS "overlap" i.e. they have the same base address in the LDT.THe consequence is thatit is possible to dynamically generate code as data (thunking) and execute it.&lt;/P&gt;
&lt;P&gt;My question is: is there a good reason why is mechanism built into IA32 since x386 not being used? in my mind, if entries in LDT for CS, DS and SS had different bases, with proper limits,there would be no possiblity of executing data or segment at all, thus improving security. &lt;/P&gt;
&lt;P&gt;Are there any OS-s that run on intel platforms that actually separate those segments?&lt;/P&gt;
&lt;P&gt;Thank you&lt;/P&gt;</description>
      <pubDate>Wed, 25 Jul 2007 14:35:42 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/using-different-bases-for-code-data-and-stack-segments/m-p/915358#M12600</guid>
      <dc:creator>rile</dc:creator>
      <dc:date>2007-07-25T14:35:42Z</dc:date>
    </item>
    <item>
      <title>Re: using different bases for code, data and stack segments</title>
      <link>https://community.intel.com/t5/Software-Archive/using-different-bases-for-code-data-and-stack-segments/m-p/915359#M12601</link>
      <description>&lt;P&gt;&lt;FONT face="Arial" size="2"&gt;This question has made the rounds among our various technicalcontacts, but we haven't yet found any answers for you.&lt;/FONT&gt;&lt;/P&gt;
&lt;P&gt;&lt;FONT face="Arial" size="2"&gt;Are there others reading this who can provide input?&lt;/FONT&gt;&lt;/P&gt;
&lt;P&gt;&lt;FONT face="Arial" size="2"&gt;==&lt;/FONT&gt;&lt;/P&gt;&lt;FONT face="Arial" size="2"&gt;&lt;SPAN style="FONT-SIZE: 10pt; COLOR: black; FONT-FAMILY: Arial"&gt;
&lt;P class="MsoNormal" style="MARGIN: 0in 0in 0pt"&gt;&lt;SPAN style="FONT-SIZE: 10pt; COLOR: black; FONT-FAMILY: Arial"&gt;Lexi S.&lt;/SPAN&gt;&lt;SPAN style="FONT-SIZE: 11pt; COLOR: black; FONT-FAMILY: Arial"&gt;&lt;P&gt;&lt;/P&gt;&lt;/SPAN&gt;&lt;/P&gt;
&lt;P class="MsoNormal" style="MARGIN: 0in 0in 0pt"&gt;&lt;SPAN style="FONT-SIZE: 10pt; COLOR: black; FONT-FAMILY: Arial"&gt;IntelSoftware NetworkSupport&lt;/SPAN&gt;&lt;SPAN style="FONT-SIZE: 11pt; COLOR: black; FONT-FAMILY: Arial"&gt;&lt;P&gt;&lt;/P&gt;&lt;/SPAN&gt;&lt;/P&gt;
&lt;P class="MsoNormal" style="MARGIN: 0in 0in 0pt"&gt;&lt;SPAN style="FONT-SIZE: 10pt; COLOR: black; FONT-FAMILY: Arial"&gt;&lt;A href="http://www.intel.com/software"&gt;&lt;FONT color="#800080"&gt;&lt;/FONT&gt;&lt;/A&gt;&lt;A href="http://www.intel.com/software" target="_blank"&gt;http://www.intel.com/software&lt;/A&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/SPAN&gt;&lt;/FONT&gt; &lt;SPAN style="FONT-SIZE: 11pt; COLOR: black; FONT-FAMILY: Arial"&gt;&lt;P&gt;&lt;/P&gt;&lt;/SPAN&gt;&lt;P&gt;&lt;/P&gt;
&lt;P class="MsoNormal" style="MARGIN: 0in 0in 0pt"&gt;&lt;SPAN style="FONT-SIZE: 10pt; COLOR: black; FONT-FAMILY: Arial"&gt;&lt;A href="http://www.intel.com/cd/ids/developer/asmo-na/eng/58987.htm"&gt;Contact us&lt;/A&gt;&lt;/SPAN&gt;&lt;SPAN style="FONT-SIZE: 11pt; COLOR: black; FONT-FAMILY: Arial"&gt;&lt;P&gt;&lt;/P&gt;&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;/P&gt;</description>
      <pubDate>Tue, 28 Aug 2007 17:08:08 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/using-different-bases-for-code-data-and-stack-segments/m-p/915359#M12601</guid>
      <dc:creator>Intel_Software_Netw1</dc:creator>
      <dc:date>2007-08-28T17:08:08Z</dc:date>
    </item>
    <item>
      <title>Re: using different bases for code, data and stack segments</title>
      <link>https://community.intel.com/t5/Software-Archive/using-different-bases-for-code-data-and-stack-segments/m-p/915360#M12602</link>
      <description>&lt;P&gt;This is a consequence of "Flat Model" programming where code and data lie within a unified address space.&lt;/P&gt;
&lt;P&gt;Note, while by convention in "Flat Model" mode CS, DS and SS all map to the same virtual address it is up to the operating system to manage the virtual addres page tables. Newer revisions of the IA32 and EMT64 processors have added an Execute Disable bit to the page table entries. Thus on newer processors and on newer operating systems that use Execute Disable you can protect various address ranges (pages).&lt;/P&gt;
&lt;P&gt;Since Windows XP SP2 you have the option of using Execute Disable&lt;/P&gt;
&lt;P&gt;&lt;A href="http://msdn2.microsoft.com/en-us/library/bb430720.aspx"&gt;http://msdn2.microsoft.com/en-us/library/bb430720.aspx&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;Jim Dempsey&lt;/P&gt;
&lt;P&gt;&lt;/P&gt;</description>
      <pubDate>Thu, 30 Aug 2007 21:50:51 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/using-different-bases-for-code-data-and-stack-segments/m-p/915360#M12602</guid>
      <dc:creator>jimdempseyatthecove</dc:creator>
      <dc:date>2007-08-30T21:50:51Z</dc:date>
    </item>
  </channel>
</rss>

