<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic SMI# on SMP systems in Software Archive</title>
    <link>https://community.intel.com/t5/Software-Archive/SMI-on-SMP-systems/m-p/936183#M15931</link>
    <description>Hi,&lt;BR /&gt;&lt;BR /&gt;I need to know if all CPUs on an SMP system will enter SMM mode when the chipset asserts SMI#, or if only one CPU will enter SMM (and what determines which CPU will enter SMM).&lt;BR /&gt;&lt;BR /&gt;I apologize if this is the wrong place to ask - I've looked everywhere and can't find an answer, and this seemed like the least inappropriate place to ask...&lt;BR /&gt;&lt;BR /&gt;From the Intel System Programmer's Manuals (e.g. section 24.14 SMM MULTI-PROCESSOR CONSIDERATIONS" on page 24-21 of volume 3B of the newest version), it states that "Any processor in a multiprocessor system can respond to an SMM".&lt;BR /&gt;&lt;BR /&gt;The "82093AA I/O APIC" datasheet (Intel order number 290566-001) has a diagram on page 4 showing SMIOUT# from the I/O APIC being connected to both CPU's SMI# pins.&lt;BR /&gt;&lt;BR /&gt;Is it correct to assume that all CPUs receive the SMI# and that they arbitrate or something (e.g. ignore SMI# if another CPU has asserted SMIACT# first), such that only one of the CPUs enters SMM?&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;Thanks,&lt;BR /&gt;&lt;BR /&gt;Brendan</description>
    <pubDate>Sat, 08 Apr 2006 01:21:03 GMT</pubDate>
    <dc:creator>btrotter</dc:creator>
    <dc:date>2006-04-08T01:21:03Z</dc:date>
    <item>
      <title>SMI# on SMP systems</title>
      <link>https://community.intel.com/t5/Software-Archive/SMI-on-SMP-systems/m-p/936183#M15931</link>
      <description>Hi,&lt;BR /&gt;&lt;BR /&gt;I need to know if all CPUs on an SMP system will enter SMM mode when the chipset asserts SMI#, or if only one CPU will enter SMM (and what determines which CPU will enter SMM).&lt;BR /&gt;&lt;BR /&gt;I apologize if this is the wrong place to ask - I've looked everywhere and can't find an answer, and this seemed like the least inappropriate place to ask...&lt;BR /&gt;&lt;BR /&gt;From the Intel System Programmer's Manuals (e.g. section 24.14 SMM MULTI-PROCESSOR CONSIDERATIONS" on page 24-21 of volume 3B of the newest version), it states that "Any processor in a multiprocessor system can respond to an SMM".&lt;BR /&gt;&lt;BR /&gt;The "82093AA I/O APIC" datasheet (Intel order number 290566-001) has a diagram on page 4 showing SMIOUT# from the I/O APIC being connected to both CPU's SMI# pins.&lt;BR /&gt;&lt;BR /&gt;Is it correct to assume that all CPUs receive the SMI# and that they arbitrate or something (e.g. ignore SMI# if another CPU has asserted SMIACT# first), such that only one of the CPUs enters SMM?&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;Thanks,&lt;BR /&gt;&lt;BR /&gt;Brendan</description>
      <pubDate>Sat, 08 Apr 2006 01:21:03 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/SMI-on-SMP-systems/m-p/936183#M15931</guid>
      <dc:creator>btrotter</dc:creator>
      <dc:date>2006-04-08T01:21:03Z</dc:date>
    </item>
    <item>
      <title>Re: SMI# on SMP systems</title>
      <link>https://community.intel.com/t5/Software-Archive/SMI-on-SMP-systems/m-p/936184#M15932</link>
      <description>&lt;DIV&gt;&lt;/DIV&gt;
&lt;P&gt;Hello Brendan,&lt;/P&gt;
&lt;P&gt;Thank you for posting your message on the Intel Software Network forum. While your question is outside the scope of topics normally discussed on this forum, you should be able to get support information relating to your topic from the Intel hardware design site at &lt;A href="http://developer.intel.com/sites/developer/index.htm?iid=HMPAGE+RC_hardware" target="_blank"&gt;http://developer.intel.com/sites/developer/index.htm?iid=HMPAGE+RC_hardware&lt;/A&gt;and the hardware design support site for processors at &lt;A href="http://developer.intel.com/support/processors/index.htm" target="_blank"&gt;http://developer.intel.com/support/processors/index.htm&lt;/A&gt;. &lt;/P&gt;
&lt;P&gt;&lt;FONT size="2"&gt;For general product support&lt;/FONT&gt;, &lt;FONT size="2"&gt;please review the support options at: &lt;/FONT&gt;&lt;A href="http://support.intel.com" target="_blank"&gt;&lt;FONT size="2"&gt;&lt;/FONT&gt;&lt;/A&gt;&lt;A href="http://support.intel.com" target="_blank"&gt;http://support.intel.com&lt;/A&gt;&lt;FONT size="2"&gt;. &lt;/FONT&gt;&lt;/P&gt;
&lt;P&gt;For &lt;B&gt;&lt;I&gt;technical questions or design information &lt;/I&gt;&lt;/B&gt;&lt;I&gt;&lt;/I&gt;concerning Intel components or products, you may wish to seek assistance from an Intel product representativeor a Field Application Engineer (FAE) at an authorized distributor via &lt;U&gt;&lt;FONT face="Arial" size="2"&gt;&lt;A href="http://www.intel.com/buy/networking/design.htm" target="_blank"&gt;http://www.intel.com/buy/networking/design.htm&lt;/A&gt;&lt;/FONT&gt;&lt;/U&gt;&lt;FONT&gt; under "Design Components"&lt;/FONT&gt;.&lt;/P&gt;
&lt;P&gt;I hope this helps.&lt;/P&gt;
&lt;P&gt;Regards,&lt;BR /&gt;Jim A&lt;BR /&gt;&lt;SPAN style="FONT-SIZE: 10pt; COLOR: black; FONT-FAMILY: Arial"&gt;&lt;FONT color="#000099"&gt;IntelSoftware NetworkSupport&lt;BR /&gt;&lt;/FONT&gt;&lt;/SPAN&gt;&lt;SPAN style="FONT-SIZE: 10pt; COLOR: black; FONT-FAMILY: Arial"&gt;&lt;A href="http://www.intel.com/software" target="_blank"&gt;&lt;FONT color="#000099"&gt;&lt;/FONT&gt;&lt;/A&gt;&lt;A href="http://www.intel.com/software" target="_blank"&gt;http://www.intel.com/software&lt;/A&gt;&lt;FONT color="#000099"&gt; &lt;BR /&gt;&lt;/FONT&gt;&lt;/SPAN&gt;&lt;SPAN style="FONT-SIZE: 10pt; COLOR: black; FONT-FAMILY: Arial"&gt;&lt;A href="http://www.intel.com/cd/ids/developer/asmo-na/eng/58987.htm" target="_blank"&gt;&lt;FONT color="#000099"&gt;Contact us&lt;/FONT&gt;&lt;/A&gt;&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 12 Apr 2006 06:34:04 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/SMI-on-SMP-systems/m-p/936184#M15932</guid>
      <dc:creator>Intel_Software_Netw1</dc:creator>
      <dc:date>2006-04-12T06:34:04Z</dc:date>
    </item>
  </channel>
</rss>

