<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Hello, in Software Archive</title>
    <link>https://community.intel.com/t5/Software-Archive/Xeon-PHI-in-terms-of-OpenCL-Platform-Model/m-p/938301#M16396</link>
    <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;The document "OpenCL* Optimization Guide" found in &amp;nbsp;the Intel SDK for OpenCL Applications 2012&amp;nbsp;( &lt;A href="http://software.intel.com/en-us/vcsource/tools/opencl-sdk"&gt;http://software.intel.com/en-us/vcsource/tools/opencl-sdk&lt;/A&gt;&amp;nbsp;) talked about how to retrieve the CL_DEVICE_MAX_COMPUTE_UNITS (using clGetDeviceInfo). In the case of the current Intel(R) Xeon Phi(TM) Coprocessor, this value is 240 because it has 60 cores, each core have 4 hardware threads.&lt;/P&gt;
&lt;P&gt;Thank you.&lt;/P&gt;</description>
    <pubDate>Fri, 08 Feb 2013 19:35:55 GMT</pubDate>
    <dc:creator>Loc_N_Intel</dc:creator>
    <dc:date>2013-02-08T19:35:55Z</dc:date>
    <item>
      <title>Xeon PHI in terms of OpenCL Platform Model</title>
      <link>https://community.intel.com/t5/Software-Archive/Xeon-PHI-in-terms-of-OpenCL-Platform-Model/m-p/938300#M16395</link>
      <description>&lt;P&gt;Hello!&lt;/P&gt;
&lt;P&gt;I'm starting to study OpenCL behind Xeon PHI. I'm triying to split the Xeon PHI into the OpenCL platform model.&lt;/P&gt;
&lt;P&gt;OpenCL splits the platform in Devices, Compute Units and Processing Elements (PEs).&lt;/P&gt;
&lt;P&gt;For NVIDA GPU devices there are a lot of documentation about this topic. For example, taking into account a Tesla M2090 GPU:&lt;/P&gt;
&lt;P&gt;1. OpenCL show MAX_COMPUTE_UNITS = 16&lt;/P&gt;
&lt;P&gt;2. In terms of NVIDA a Steaming Processor (SM) is equivalent to OpenCL Compute Unit.&lt;/P&gt;
&lt;P&gt;3. A Streaming Processor (SM) for Fermi achitecture has 32 Streaming Procesors (SPs), and this is equivalent to a OpenCL Processing Element (PE). CUDA SP = OpenCL PE.&lt;/P&gt;
&lt;P&gt;4. The CUDA SP executes a CUDA Thread, and a CUDA Thread execute an OpenCL work-item (CUDA kernel).&lt;/P&gt;
&lt;P&gt;So the Tesla M2090 in terms of OpenCL:&lt;/P&gt;
&lt;P&gt;&lt;STRONG&gt;Compute Units = 16&lt;/STRONG&gt;&lt;/P&gt;
&lt;P&gt;&lt;STRONG&gt;Processing Elements = 16 SMs x 32 SPs = 512 (this number is equivalent in terms of NVIDA: 512 CUDA cores).&lt;/STRONG&gt;&lt;/P&gt;
&lt;P&gt;The question is, is available any documentation about this OpenCL plaform definitions for the Intel Xeon PHI?&lt;/P&gt;
&lt;P&gt;The only numbers I have are for a 5110P are:&lt;/P&gt;
&lt;P&gt;MAX_COMPUTE_UNITS = 236&lt;/P&gt;
&lt;P&gt;And the commercial information of: 60 Intel Cores within the Xeon PHI.&lt;/P&gt;
&lt;P&gt;&lt;/P&gt;
&lt;P&gt;Many thanks!&lt;/P&gt;
&lt;P&gt;&lt;/P&gt;</description>
      <pubDate>Fri, 08 Feb 2013 09:19:30 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/Xeon-PHI-in-terms-of-OpenCL-Platform-Model/m-p/938300#M16395</guid>
      <dc:creator>javiroman</dc:creator>
      <dc:date>2013-02-08T09:19:30Z</dc:date>
    </item>
    <item>
      <title>Hello,</title>
      <link>https://community.intel.com/t5/Software-Archive/Xeon-PHI-in-terms-of-OpenCL-Platform-Model/m-p/938301#M16396</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;The document "OpenCL* Optimization Guide" found in &amp;nbsp;the Intel SDK for OpenCL Applications 2012&amp;nbsp;( &lt;A href="http://software.intel.com/en-us/vcsource/tools/opencl-sdk"&gt;http://software.intel.com/en-us/vcsource/tools/opencl-sdk&lt;/A&gt;&amp;nbsp;) talked about how to retrieve the CL_DEVICE_MAX_COMPUTE_UNITS (using clGetDeviceInfo). In the case of the current Intel(R) Xeon Phi(TM) Coprocessor, this value is 240 because it has 60 cores, each core have 4 hardware threads.&lt;/P&gt;
&lt;P&gt;Thank you.&lt;/P&gt;</description>
      <pubDate>Fri, 08 Feb 2013 19:35:55 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/Xeon-PHI-in-terms-of-OpenCL-Platform-Model/m-p/938301#M16396</guid>
      <dc:creator>Loc_N_Intel</dc:creator>
      <dc:date>2013-02-08T19:35:55Z</dc:date>
    </item>
  </channel>
</rss>

