<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: HLT vs JMP $ in Software Archive</title>
    <link>https://community.intel.com/t5/Software-Archive/HLT-vs-JMP/m-p/940559#M16957</link>
    <description>&lt;DIV&gt;&lt;/DIV&gt;&lt;P&gt;An enabled interrupt, NMI, or a reset will resume execution after the HLT.&lt;/P&gt;&lt;P&gt;JMP stays at JMP location&lt;/P&gt;&lt;P&gt;HLT is privleged of course.&lt;/P&gt;&lt;P&gt;Jim&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;</description>
    <pubDate>Sat, 18 Mar 2006 07:21:17 GMT</pubDate>
    <dc:creator>jim_dempsey</dc:creator>
    <dc:date>2006-03-18T07:21:17Z</dc:date>
    <item>
      <title>HLT vs JMP $</title>
      <link>https://community.intel.com/t5/Software-Archive/HLT-vs-JMP/m-p/940558#M16956</link>
      <description>&lt;DIV&gt;&lt;/DIV&gt;
&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt; Can anybody help me know the difference between HLT and JMP $ ?&lt;/P&gt;
&lt;P&gt;Is there any possibility that NMI is generated during processor HLT state andif it occurs, how the processor reacts to it.&lt;/P&gt;
&lt;P&gt;&lt;STRONG&gt;If NMI occurs during HLT where will the processor return after handling it.&lt;/STRONG&gt; &lt;/P&gt;
&lt;P&gt;Thanks in advance. &lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Vikranth&lt;/P&gt;</description>
      <pubDate>Fri, 17 Mar 2006 13:30:11 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/HLT-vs-JMP/m-p/940558#M16956</guid>
      <dc:creator>vikranth958</dc:creator>
      <dc:date>2006-03-17T13:30:11Z</dc:date>
    </item>
    <item>
      <title>Re: HLT vs JMP $</title>
      <link>https://community.intel.com/t5/Software-Archive/HLT-vs-JMP/m-p/940559#M16957</link>
      <description>&lt;DIV&gt;&lt;/DIV&gt;&lt;P&gt;An enabled interrupt, NMI, or a reset will resume execution after the HLT.&lt;/P&gt;&lt;P&gt;JMP stays at JMP location&lt;/P&gt;&lt;P&gt;HLT is privleged of course.&lt;/P&gt;&lt;P&gt;Jim&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;</description>
      <pubDate>Sat, 18 Mar 2006 07:21:17 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/HLT-vs-JMP/m-p/940559#M16957</guid>
      <dc:creator>jim_dempsey</dc:creator>
      <dc:date>2006-03-18T07:21:17Z</dc:date>
    </item>
    <item>
      <title>how about:</title>
      <link>https://community.intel.com/t5/Software-Archive/HLT-vs-JMP/m-p/940560#M16958</link>
      <description>&lt;P&gt;how about:&lt;/P&gt;

&lt;P&gt;WAITFOREVER:&lt;/P&gt;

&lt;P&gt;HLT&lt;/P&gt;

&lt;P&gt;JMP WAITFOREVER&lt;/P&gt;

&lt;P&gt;not sure on energy efficiency but i'd think HLT when no interrupts take place takes less effort than bouncing the jmp to itself all the time. (someone from intel is kindly invited to give energy efficiency details on both methods for all models, 8088 and up :P (it's probably a lot different for newer cpus with powersaving modes and tons of cache inside).. it can just sit there and wait for an interrupt and do nothing but on the other hand, compared to the JMP to itself, on that last one the instruction pointer doesn't change, not sure what takes more 'effort' for the cpu and therefore more power.&lt;/P&gt;</description>
      <pubDate>Sun, 23 Apr 2017 21:34:16 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/HLT-vs-JMP/m-p/940560#M16958</guid>
      <dc:creator>Sven_Olaf_K_</dc:creator>
      <dc:date>2017-04-23T21:34:16Z</dc:date>
    </item>
    <item>
      <title>&gt;&gt;...HLT is privleged of</title>
      <link>https://community.intel.com/t5/Software-Archive/HLT-vs-JMP/m-p/940561#M16959</link>
      <description>&amp;gt;&amp;gt;...HLT is privleged of course.

This is a right point. Another thing is that &lt;STRONG&gt;HLT&lt;/STRONG&gt; will be executed in a context of the current thread pinned to some logical CPU that executes that thread. Could you explain why do you need to execute &lt;STRONG&gt;HLT&lt;/STRONG&gt; instruction instead of &lt;STRONG&gt;PAUSE&lt;/STRONG&gt;?</description>
      <pubDate>Mon, 24 Apr 2017 14:22:14 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/HLT-vs-JMP/m-p/940561#M16959</guid>
      <dc:creator>SergeyKostrov</dc:creator>
      <dc:date>2017-04-24T14:22:14Z</dc:date>
    </item>
  </channel>
</rss>

