<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: IA64 Branch Mispredict   Predicate bit Vs. Mispredict in Software Archive</title>
    <link>https://community.intel.com/t5/Software-Archive/IA64-Branch-Mispredict-Predicate-bit-Vs-Mispredict/m-p/948481#M18939</link>
    <description>Predication is used to make a branch conditional.  Maybe you mean the branch hints, which can be used to initialize branch prediction to "taken" or "not taken."  The first time the predication doesn't match the hint, for example on loop exit, there would always be a mis-predict.  Later on, if the predication matches a pattern stored in branch history, it may be possible to "predict," if the pattern continues.&lt;BR /&gt;Normally, the hint is set by the compiler, by rules such as backward jump taken, forward conditional jump not taken, and, we hope, loop exit not taken.  If the compiler is instructed to use a profiling history, it would set the hints accordingly.</description>
    <pubDate>Wed, 01 Feb 2006 03:58:24 GMT</pubDate>
    <dc:creator>TimP</dc:creator>
    <dc:date>2006-02-01T03:58:24Z</dc:date>
    <item>
      <title>IA64 Branch Mispredict   Predicate bit Vs. Mispredict</title>
      <link>https://community.intel.com/t5/Software-Archive/IA64-Branch-Mispredict-Predicate-bit-Vs-Mispredict/m-p/948480#M18938</link>
      <description>&lt;DIV&gt;With Itanium I understand there is a predicate bit that can avoid branch mispredict events in some cases. Yet in other cases,branch mispredicts still occur in IA64. &lt;/DIV&gt;
&lt;DIV&gt;&lt;/DIV&gt;
&lt;DIV&gt;My questions is what is the factor in Itanium architecture which determines a branch mispredict vs. a predicated branch?&lt;/DIV&gt;
&lt;DIV&gt;&lt;/DIV&gt;
&lt;DIV&gt;Thanks in advance&lt;/DIV&gt;
&lt;DIV&gt;Mark&lt;/DIV&gt;</description>
      <pubDate>Wed, 01 Feb 2006 03:14:47 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/IA64-Branch-Mispredict-Predicate-bit-Vs-Mispredict/m-p/948480#M18938</guid>
      <dc:creator>mark-whitener</dc:creator>
      <dc:date>2006-02-01T03:14:47Z</dc:date>
    </item>
    <item>
      <title>Re: IA64 Branch Mispredict   Predicate bit Vs. Mispredict</title>
      <link>https://community.intel.com/t5/Software-Archive/IA64-Branch-Mispredict-Predicate-bit-Vs-Mispredict/m-p/948481#M18939</link>
      <description>Predication is used to make a branch conditional.  Maybe you mean the branch hints, which can be used to initialize branch prediction to "taken" or "not taken."  The first time the predication doesn't match the hint, for example on loop exit, there would always be a mis-predict.  Later on, if the predication matches a pattern stored in branch history, it may be possible to "predict," if the pattern continues.&lt;BR /&gt;Normally, the hint is set by the compiler, by rules such as backward jump taken, forward conditional jump not taken, and, we hope, loop exit not taken.  If the compiler is instructed to use a profiling history, it would set the hints accordingly.</description>
      <pubDate>Wed, 01 Feb 2006 03:58:24 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/IA64-Branch-Mispredict-Predicate-bit-Vs-Mispredict/m-p/948481#M18939</guid>
      <dc:creator>TimP</dc:creator>
      <dc:date>2006-02-01T03:58:24Z</dc:date>
    </item>
  </channel>
</rss>

