<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic 32-bit mode compilation for MIC in Software Archive</title>
    <link>https://community.intel.com/t5/Software-Archive/32-bit-mode-compilation-for-MIC/m-p/949206#M19130</link>
    <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;One website is saying 32-bit mode execution is possible on MIC devices - &lt;A href="http://www.prace-project.eu/Best-Practice-Guide-Intel-Xeon-Phi-HTML" target="_blank"&gt;http://www.prace-project.eu/Best-Practice-Guide-Intel-Xeon-Phi-HTML&lt;/A&gt;&lt;/P&gt;
&lt;BLOCKQUOTE&gt;
&lt;P&gt;supports a 32-bit and 64-bit execution environment, along with Intel Initial Many Core Instructions&lt;/P&gt;
&lt;/BLOCKQUOTE&gt;
&lt;P&gt;If this is true, then how to compile &amp;amp; link a MIC native app in 32-bit mode?&lt;/P&gt;
&lt;P&gt;Thanks,&lt;/P&gt;
&lt;P&gt;- D.&lt;/P&gt;</description>
    <pubDate>Sat, 13 Jul 2013 00:03:30 GMT</pubDate>
    <dc:creator>Dmitry_M_3</dc:creator>
    <dc:date>2013-07-13T00:03:30Z</dc:date>
    <item>
      <title>32-bit mode compilation for MIC</title>
      <link>https://community.intel.com/t5/Software-Archive/32-bit-mode-compilation-for-MIC/m-p/949206#M19130</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;One website is saying 32-bit mode execution is possible on MIC devices - &lt;A href="http://www.prace-project.eu/Best-Practice-Guide-Intel-Xeon-Phi-HTML" target="_blank"&gt;http://www.prace-project.eu/Best-Practice-Guide-Intel-Xeon-Phi-HTML&lt;/A&gt;&lt;/P&gt;
&lt;BLOCKQUOTE&gt;
&lt;P&gt;supports a 32-bit and 64-bit execution environment, along with Intel Initial Many Core Instructions&lt;/P&gt;
&lt;/BLOCKQUOTE&gt;
&lt;P&gt;If this is true, then how to compile &amp;amp; link a MIC native app in 32-bit mode?&lt;/P&gt;
&lt;P&gt;Thanks,&lt;/P&gt;
&lt;P&gt;- D.&lt;/P&gt;</description>
      <pubDate>Sat, 13 Jul 2013 00:03:30 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/32-bit-mode-compilation-for-MIC/m-p/949206#M19130</guid>
      <dc:creator>Dmitry_M_3</dc:creator>
      <dc:date>2013-07-13T00:03:30Z</dc:date>
    </item>
    <item>
      <title>As far as I can find, you can</title>
      <link>https://community.intel.com/t5/Software-Archive/32-bit-mode-compilation-for-MIC/m-p/949207#M19131</link>
      <description>&lt;P&gt;As far as I can find, you can cannot link and compile a Intel MIC native application in 32-bit mode. There is no -mmic option defined for 32-bit version of icc and hence one shouldn't be able to build a native executable for the Intel MIC architecture using it.&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 15 Jul 2013 18:35:37 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/32-bit-mode-compilation-for-MIC/m-p/949207#M19131</guid>
      <dc:creator>Sumedh_N_Intel</dc:creator>
      <dc:date>2013-07-15T18:35:37Z</dc:date>
    </item>
    <item>
      <title>Another (somewhat far-fetched</title>
      <link>https://community.intel.com/t5/Software-Archive/32-bit-mode-compilation-for-MIC/m-p/949208#M19132</link>
      <description>&lt;P&gt;Another (somewhat far-fetched) interpretation of the statement is the existence of contexts where 32-bit mode is preferred, as in the offsets for gather-scatter memory access. Some of these might be viewed as inherited from the 32-bit nature of the original ancestor CPU. The application as a whole is in 64-bit mode.&lt;/P&gt;</description>
      <pubDate>Mon, 15 Jul 2013 21:50:14 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/32-bit-mode-compilation-for-MIC/m-p/949208#M19132</guid>
      <dc:creator>TimP</dc:creator>
      <dc:date>2013-07-15T21:50:14Z</dc:date>
    </item>
    <item>
      <title>Guys, explanations you're</title>
      <link>https://community.intel.com/t5/Software-Archive/32-bit-mode-compilation-for-MIC/m-p/949209#M19133</link>
      <description>&lt;P&gt;Guys, explanations you're giving are very strnage. Just look into "System V Application Binary Interface K1OM Architecture Processor Supplement Version 1.0", p. 124:&lt;BR /&gt; &lt;BR /&gt; A.1 Execution of 32-bit Programs&lt;BR /&gt; &lt;BR /&gt; The K1OM processors are able to execute 64-bit K1OM and also 32-bit ia32 programs.&lt;/P&gt;
&lt;P&gt;This statement clearly says 32-bit is supported. I hope Intel could follow the specs it issues itself?&lt;/P&gt;
&lt;P&gt;The fact is that MPSS is 64-bit only, meaning if 32-bit is supported (in theory), someone how'd want to get it running needs to compile binutils+glibc+gcc for native MIC with -m32 flag and properly set dynamic linker. I might have time to experiment with this later.&lt;/P&gt;</description>
      <pubDate>Mon, 15 Jul 2013 21:58:33 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/32-bit-mode-compilation-for-MIC/m-p/949209#M19133</guid>
      <dc:creator>Dmitry_M_3</dc:creator>
      <dc:date>2013-07-15T21:58:33Z</dc:date>
    </item>
    <item>
      <title>While you may be able to</title>
      <link>https://community.intel.com/t5/Software-Archive/32-bit-mode-compilation-for-MIC/m-p/949210#M19134</link>
      <description>&lt;P&gt;While you may be able to execute 32 bit mode programs, the question is "Why would you want to?".&lt;/P&gt;
&lt;P&gt;Since none of the vector floating point operations have valid encodings in 32-bit execution mode, you can't be intending to use the machine for anything floating point intensive (because all you'll have are 8087 instructions)...&lt;/P&gt;</description>
      <pubDate>Tue, 16 Jul 2013 09:33:48 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/32-bit-mode-compilation-for-MIC/m-p/949210#M19134</guid>
      <dc:creator>James_C_Intel2</dc:creator>
      <dc:date>2013-07-16T09:33:48Z</dc:date>
    </item>
  </channel>
</rss>

